EasyManua.ls Logo

Neoway N715-EA - GPIO Interfaces

Default Icon
86 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
N715-EA Hardware User Guide
Chapter 5 Application Interfaces
Copyright © Neoway Technology Co., Ltd. All rights reserved.
64
5.7 GPIO Interfaces
Signal
Pin
I/O
Function description
Remarks
GPIO4
69
B
General Purpose Input Output
-
GPIO5
70
B
General Purpose Input Output
-
N715-EA provides 2 GPIO interfaces, all of which have the interrupt function.
5.8 Multi-Function Interfaces
Table 5-4 Pin definition description
Function
(default)
Pin
GPIO
Function
(multiplexed)
Pin
State
Remarks
UART1_DCD
48
GPIO24
SDIO1_CMD
H
-
UART1_DTR
39
GPIO25
SDIO1_DATA0
H
-
UART1_RI
40
GPIO26
SDIO1_DATA1
H
-
WAKEUP_IN
49
GPIO27
SDIO1_DATA2
H
-
AP_READY
50
GPIO28
SDIO1_DATA3
H
-
I2C_SDA
56
GPIO15
SDIO1_DET
L
-
NET_MODE
52
GPIO31
USIM2_RESET
L
If the USIM2 interface is not
used, pins #52 to #54 are
available. Otherwise, leave the
pins open.
If a status indication signal is
required, it should be
multiplexed by a dedicated pin
that is not used; for more
information, contact Neoway.
SLEEP_IND
53
GPIO30
USIM2_DATA
L
NET_LIGHT
54
GPIO29
USIM2_CLK
L
PCM_SYNC
58
GPIO_1
SPI_FLASH1_CS
L
-
PCM_DIN
59
GPIO_2
SPI_FLASH1_SIO_0
L
-
PCM_DOUT
60
GPIO_3
SPI_FLASH1_SIO_1
L
-
PCM_CLK
61
GPIO_0
SPI_FLASH1_CLK
L
-
GPIO_4
69
GPIO_4
SPI_FLASH1_SIO_2
L
-
GPIO_5
70
GPIO_5
SPI_FLASH1_SIO_3
L
-

Table of Contents