RL78/G13 CHAPTER 21 VOLTAGE DETECTOR
R01UH0146EJ0100 Rev.1.00 895
Sep 22, 2011
21.4.2 When used as interrupt mode
• When starting operation
Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)) and the detection voltage (V
LVI) by
using the option byte 000C1H/010C1H.
Start in the following initial setting state.
• Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level
register (LVIS))
• When the option byte LVIMDS1 is clear to 0 and LVIMDS0 is set to 1, the initial value of the LVIS register is
set to 00H.
Bit 7 (LVIMD) is 0 (interrupt mode).
Bit 0 (LVILV) is 1 (low-voltage detection level: V
LVI).
Figure 21-5 shows the timing of the internal interrupt signal generated by the voltage detector.
<R>
To Next Page
General
