EasyManuals Logo

Xilinx MicroBlaze Reference Guide

Xilinx MicroBlaze
316 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #185 background imageLoading...
Page #185 background image
MicroBlaze Processor Reference Guide 186
UG984 (v2018.2) June 21, 2018 www.xilinx.com
Chapter 4
MicroBlaze Application Binary Interface
Introduction
This chapter describes MicroBlazeâ„¢ Application Binary Interface (ABI), which is important
for developing software in assembly language for the soft processor. The MicroBlaze GNU
compiler follows the conventions described in this document. Any code written by assembly
programmers should also follow the same conventions to be compatible with the compiler
generated code. Interrupt and Exception handling is also explained briefly.
Data Types
The data types used by MicroBlaze assembly programs are shown in the following table.
Data types such as data8, data16, and data32 are used in place of the usual byte, half-word,
and word.register.
Table 4-1: Data Types in MicroBlaze Assembly Programs
MicroBlaze data types
(for assembly programs)
Corresponding ANSI C data types Size (bytes)
data8 char 1
data16 short 2
data32 int 4
data32 long int 4
data32 float 4
data32 enum 4
data16/data32 pointer
1
1. Pointers to small data areas, which can be accessed by global pointers are data16.
2/4
Send Feedback

Table of Contents

Other manuals for Xilinx MicroBlaze

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx MicroBlaze and is the answer not in the manual?

Xilinx MicroBlaze Specifications

General IconGeneral
Architecture32-bit RISC
CacheConfigurable Instruction and Data Cache
CategorySoft Processor Core
Data Width32-bit
Memory Management Unit (MMU)Optional
Floating Point Unit (FPU)Optional
Interrupt ControllerConfigurable
Memory ManagementOptional MMU
ConfigurabilityHighly Configurable
Pipeline Stages3-stage
FPGA IntegrationXilinx FPGAs
Bus InterfacePLB
Debug InterfaceJTAG
Typical Clock SpeedVaries depending on FPGA and configuration (e.g., 100-400+ MHz)
ImplementationSoft core (synthesized logic)
Maximum PerformanceVaries with FPGA and configuration
Debug SupportIntegrated Debug Module

Related product manuals