EasyManuals Logo

Xilinx Vivado MIPI CSI-2 User Manual

Xilinx Vivado MIPI CSI-2
90 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #30 background imageLoading...
Page #30 background image
MIPI CSI-2 RX Subsystem v4.0 30
PG232 July 02, 2019 www.xilinx.com
Chapter 2: Product Specification
VC Mapping
In the event of an ErrEccDouble error, the VC is mapped to the VC reported in the current
packet header (even if corrupted).
In the event of an ErrSotSyncHS error, the VC is mapped to the previous VC processed
because in this case the packet header is not available.
Priority Set condition takes priority over reset sequence.
Impact
Current packet being processed does not have any impact, but the payload might be
corrupted.
Table 2-21: Unsupported Data Type
Set Condition(s)
Set by the core when a Packet Header is decoded with an unrecognized or
un-implemented data ID.
Reset Sequence Write 1 to clear this bit.
Priority Set condition takes priority over reset sequence.
Impact
Current packet being processed is not processed further. The core waits for the next
packet to process.
Table 2-22: Frame Synchronization Error
Set Condition(s)
Set by the core when a Frame End (FE) is not paired with a Frame Start (FS) on the
same virtual channel. An ErrSotSyncHS should also generate this error signal.
Reset Sequence Write 1 to clear this bit.
Priority Set condition takes priority over reset sequence.
Impact
Based on the different sources for this error packet might or might not be processed
(that is, stored in the line buffer).
Table 2-23: ErrFrameSync Sources
Source Impact on Packet Processing
FS followed by FS Processed
ErrEccDouble Not processed
FE followed FE Processed
ErrSotSyncHS Not processed
Table 2-24: Frame Level Error
Set Condition(s)
Set by the core after an FE when the data payload received between FS and FE
contains errors.
Reset Sequence Write 1 to clear this bit.
Priority Set condition takes priority over reset sequence.
Impact
Current packet being processed does not have any impact but the payload might be
corrupted.
Table 2-20: CRC Error (Cont’d)
Send Feedback

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Vivado MIPI CSI-2 and is the answer not in the manual?

Xilinx Vivado MIPI CSI-2 Specifications

General IconGeneral
BrandXilinx
ModelVivado MIPI CSI-2
CategoryReceiver
LanguageEnglish