EasyManuals Logo

Xerox 560 Reference Manual

Xerox 560
206 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #20 background imageLoading...
Page #20 background image
Bits
1-7
8-11
12-31
Description
Operation
code.
This
7-bit
field
contains
the
code
that
designates
the
operation
to
be
performed.
When
the
basic
processor
encounters
any
immedi-
ate
operand
operation,
it
interprets
bits 12-31 of
the
instruction
word as
an
operand.
These
are
the
immediate
operand
operation
codes:
Operation
Code
X
'
02
1
X
'
21
1
X
'
22
1
X
'
23
1
Instruction
Name
Load
Conditions
and
Floating
Con-
trol Immediate
Add Immediate
Compare
Immediate
Load
Immediate
Multiply
Immediate
Mnemonic
LCFI
AI
CI
LI
MI
R
field.
This
4-bit
field
designates
one
of
the
first 16
general
registers in
the
current
general
register
block.
The
register
may
contain
another
operand
and/or
be
designated
as
the
register
in
which
the
results
of
the
operation
are
to
be
stored
or a ccumu la
ted.
Operand.
This
20-bit
field
contains
the
immedi-
ate
operand.
Negative
numbers
are
represented
in two1s
complement
form. For
arithmetic
opera-
tions
bit
12
(the
sign
bit)
is
extended
by
duplica-
tion
to
the
left
through
bit
position
0
to
form a
32-bit
operand.
The
byte-string
instructions
(described
in
Chapter
3)
are
simi lar to
immediate-operand
instructions in
that
they
can-
not
be
modified
by
indexing.
Nevertheless,
the
operand
field
of
byte-string
instructions
contains
either
a
byte
address
displacement
or
a
byte
address
that
is
a
virtual
ad-
dress
subject
to
modification
by
the
memory
map.
If
a
byte-string
instruction
has a
one
in
bit
position
zero,
the
basic
processor
treats
it
as
a
nonexistent
instruction
(see
"Trap System
",
later
in this
chapter).
MAIN
MEMORY
The memory system comprises memory
units,
memory
inter-
faces
(MIs),
and
memory
buses.
Figure 4
illustrates
the
re-
lationships
among
these
components.
The primary
technology
for main memory is
magnetic
core.
The maximum
physical
storage
is
256Kwords.
Memory units
can
be
interleaved
on a
two-way
interleave
basis.
Each
memory
unit
is
provided
with
a
set
of
starting
address
switches
on
the
Configuration
Control Panel (see
Chapter
6)
together
with
a
two-position
switch
that
selects
one
of two
14
Main
Memory
possible
clock
and
power
sources.
Memory units may
con-
tain
two, four,
or
six ports,
which
have
a fixed
priority
order
for
the
resolution
of
contention
problems.
The following
sections
describe
the
organization
and
opera-
tion
of
the
memory system. Also
described
are
the
various
modes
and
types of
addressing,
including
indexing.
MEMORY
UNIT
Main
memory
is
divided
physically
and
logically
into
one
to
eight
module
assemblies
called
memory
units.
Because
the
memory
unit
is
a
logical
component
that
contains
all
the
functions
available
in
the
entire
memory,
the
minimum mem-
ory
is
one
memory
unit.
The minimum
storage
capacity
per
memory
unit
is
16K words;
the
maximum
is
32K words. A
memory
location
stores a word
of
36
bits;
the
first 32
bits
are
information
and
the
last 4
are
byte
parity
bits (the
latter
being
unavai
lable
to
the
program).
Each memory
unit
com-
prises a
specific
storage
capacity,
drive
and
sense
circuits,
a
set
of
operational
registers (address,
data,
and
status),
a
set
of
write
lock
control
registers for 32K words
of
memory,
and
a timing
and
control
unit.
CORE MEMORY MODULES
Core
memory modules (CMMs)
provide
a
storage
facility
of
standard
modules (see Figure
4).
MEMORY
DRIVER
The memory
driver
in
each
memory
unit
performs
all
memory
operations
except
storage
(provided for
by
the
CMMs)
and
the
few
operations
performed by
the
ports.
The major
func-
tions
of
the
memory
driver
are:
1
Store
address
word.
2.
Store
data-in
and
data-out
words during memory
cycles.
3.
Store
write
locks in
special
memory (other than CMMs).
4.
Perform
parity
generation
and
checking
on address
and
memory bus
data
words,
and
on
core
memory module
words.
5.
Generate
and
store
status
words.
6.
Control
and
time
all
transfers
of
address words,
data
words, status words,
write
locks,
and
write
key among
the
ports, CMM,
and
the
storage
registers.
7.
Control
and
time a!!
data,
parity,
and. control signals
issued to
the
memory
bus.
8.
Accept
one
of
two or more
simultaneous
memory
re-
quests on
the
basis
of
port
positional
priority
and
other
priority
status information such as "high
priority"
and
"memory reserved ".

Table of Contents

Other manuals for Xerox 560

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xerox 560 and is the answer not in the manual?

Xerox 560 Specifications

General IconGeneral
Print Resolution2400 x 2400 dpi
Monthly Duty CycleUp to 300, 000 pages
Duplex PrintingStandard
Operating System CompatibilityWindows, Mac OS, Linux
ConnectivityEthernet, USB
Paper SizeUp to 13 x 19.2 inches
TypeMultifunction Printer

Related product manuals