EasyManuals Logo

Xilinx Zynq-7000 Design Guide

Xilinx Zynq-7000
77 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #69 background imageLoading...
Page #69 background image
Zynq-7000 PCB Design Guide www.xilinx.com 69
UG933 (v1.8) November 7, 2014
Chapter 6
Migration from XC7Z030-SBG485 to
XC7Z015-CLG485 Devices
Introduction
Package migration across a device family is a common feature among Xilinx devices. The
pinout remains consistent, with the biggest difference being more available I/Os in bigger
packages. However, a unique case arises when migrating from an XC7Z030-SBG485 device
to an XC7Z015-CLG485 device, as there are more significant differences between the
devices other than pinout. The designer wishing to migrate between these two devices
needs to be aware of these differences.
Differences between XC7Z030-SBG485 and
XC7Z015-CLG485 Devices
When migrating from an XC7Z030-SBG485 device to an XC7Z015-CLG485 device, some key
differences should be noted in regards to functionality, performance, packaging,
transceivers, PCB layout, and software (see Table 6-1).
Table 6-1: Key Differences Between XC7Z030-SBG485 and XC7Z015-CLG485 Devices
XC7Z030-SBG485 XC7Z015-CLG485
Die/Fabric Kintex-7 Artix-7
Package Type Bare/Flip Chip Wirebond
Processor Speed 1 GHz 800 MHz
Power Supply Tolerance 3% 5%
Bank 34, pins H8/R8 VRP/VRN (for DCI) No DCI
Bank 35, pins H5/H6 VRP/VRN (for DCI) No DCI
Bank 34 HP I/Os HR I/Os
Bank 35 HP I/Os HR I/Os
Bank 112 (MGT) GTX GTP
Bank 112, pin V7 MGTAVTTRCAL Not connected
Send Feedback

Table of Contents

Other manuals for Xilinx Zynq-7000

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Zynq-7000 and is the answer not in the manual?

Xilinx Zynq-7000 Specifications

General IconGeneral
SeriesZynq-7000
Number of CoresDual-core
Processor SpeedUp to 1 GHz
Device TypeSoC
Logic CellsUp to 350K
DSP SlicesUp to 900
External Memory InterfacesDDR3, DDR2, LPDDR2
I/O StandardsLVCMOS, HSTL, SSTL
Operating Temperature-40°C to +100°C (Industrial), 0°C to +85°C (Commercial)
Package OptionsVarious BGA packages
I/O Voltage3.3V

Related product manuals