Need help?Do you have a question about the Freescale Semiconductor MC68332 and is the answer not in the manual?
Defines common symbols and operators used throughout the manual for clarity.
Lists and describes the registers available in the CPU32 programming model.
Provides a glossary of pin and signal mnemonics used in the document.
Lists and defines mnemonics for registers used in the MC68332.
Explains general conventions used for logic levels, states, and notation.
Highlights the key capabilities of the MC68332 microcontroller's modules.
Presents functional block and pin assignment diagrams for the MCU.
Summarizes the functional characteristics of MCU pins, including types and functions.
Defines the origin, type, and active state of MCU signals.
Describes the standardized bus facilitating intermodule communication.
Details the MCU's memory map, including internal registers and address spaces.
Provides a concise reference for MC68332 system reset operation.
Provides an overview of the SIM and its functional blocks.
Explains the SIM's role in controlling module configuration and system protection.
Details the SIM's system clock generation and control mechanisms.
Describes the EBI's function in transferring information between MCU and external devices.
Discusses bus cycles, synchronization, and general operation principles.
Covers system reset procedures, control logic, and mode selection.
Explains interrupt recognition, priority, arbitration, and processing sequences.
Details the MCU's programmable chip-select circuits for external device selection.
Describes the configuration and use of parallel I/O ports for discrete input and output.
Explains the test submodule supporting scan-based testing for production.
Provides an overview of the CPU32, its instruction processing, and programming model.
Details the CPU32 programming model, including data, address, and control registers.
Explains how memory is organized and byte-addressable access for data items.
Describes virtual memory techniques for extending addressing range.
Lists and explains the seven basic addressing modes supported by the CPU32.
Outlines the four processing states: normal, exception, halted, and background.
Explains the two privilege levels (user and supervisor) and their access restrictions.
Summarizes the CPU32 instruction set, including new instructions.
Details the process of handling exceptions, including vector tables and handlers.
Lists features implemented on the CPU32 for instrumentation and development.
Explains the DBcc looping primitive for efficient program loop execution.
Provides an overview of the QSM, its interfaces (QSPI and SCI).
Details the QSM's register types, address map, and module mapping.
Describes the QSPI's function for peripheral expansion and communication.
Explains the SCI's operation for asynchronous serial communication.
Provides a general sequence guide for QSM initialization after reset.
Introduces the TPU as a microcontroller for timing control.
Details the TPU's components, including time bases, channels, and scheduler.
Explains how TPU functions are synthesized from match and capture events.
Describes factory-programmed timing functions implemented in TPU microcode ROM.
Details factory-programmed time functions for motion control.
Lists the groups of registers for TPU host interface communication.
Describes the TPURAM module's purpose and capabilities.
Details the TPURAM control registers for configuration and testing.
Explains how the TPURAM array is mapped into the MCU memory map.
Specifies privilege level requirements for accessing the TPURAM module.
Describes TPURAM access via IMB during normal operation.
Explains how standby mode maintains RAM array contents.
Details how setting the STOP bit activates low-power mode.
Explains TPURAM behavior during reset operations.
Describes TPU microcode emulation using TPURAM.
Lists the absolute maximum ratings for the MC68332.
Provides typical electrical ratings for 16.78 MHz operation.
Provides typical electrical ratings for 20.97 MHz operation.
Lists thermal resistance values for different package types.
Specifies AC timing parameters for 16.78 MHz clock control.
Specifies AC timing parameters for 20.97 MHz clock control.
Lists DC electrical characteristics for 16.78 MHz operation.
Lists DC electrical characteristics for 20.97 MHz operation.
Specifies AC timing parameters for 16.78 MHz operation.
Specifies AC timing parameters for 20.97 MHz operation.
Lists timing parameters for background debugging mode operations.
Specifies AC timing parameters for ECLK bus timing at 16.78 MHz.
Specifies AC timing parameters for ECLK bus timing at 20.97 MHz.
Lists timing parameters for QSPI operations in master and slave modes.
Specifies timing parameters for the TPU at 16.78 MHz.
Specifies timing parameters for the TPU at 20.97 MHz.
Provides pin assignment details for the 132-pin PQFP package.
Provides pin assignment details for the 144-pin PQFP package.
Lists MC68332 part numbers, package types, and ordering quantities.
Details quantity order suffixes used in part numbers.
Describes the M68MMDS1632 system for evaluating MCU-based systems.
Details the M68MEVB1632 board for evaluating MCUs and developing applications.
Provides functional representation of CPU resources and register models.
Lists SIM module address map and register details.
Details the TPURAM address map and configuration registers.
Lists QSM module address map and register details.
Provides the TPU module address map and register details.
General| Brand | Freescale Semiconductor |
|---|---|
| Model | MC68332 |
| Category | Microcontrollers |
| Language | English |
To Next Page