EasyManua.ls Logo

Xilinx MicroBlaze - Page 174

Xilinx MicroBlaze
316 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MicroBlaze Processor Reference Guide 175
UG984 (v2018.2) June 21, 2018 www.xilinx.com
Chapter 3: MicroBlaze Signal Interface Description
C_ECC_USE_CE_EXCEPTION Generate exception for
correctable ECC error
0,1 0
integer
C_LOCKSTEP_SLAVE Lockstep Slave 0, 1 0 integer
C_AVOID_PRIMITIVES Disallow FPGA
primitives
0 = None
1 = SRL
2 = LUTRAM
3 = Both
0, 1, 2, 3 0
integer
C_ENABLE_DISCRETE_PORTS Show discrete ports 0, 1 0 integer
C_PVR Processor version
register mode selection
0 = None
1 = Basic
2 = Full
0, 1, 2 0
integer
C_PVR_USER1 Processor version
register USER1 constant
0x00-0xff 0x00
std_logic_
vector
(0 to 7)
C_PVR_USER2 Processor version
register USER2 constant
0x00000000
-0xffffffff
0x0000
0000
std_logic_
vector
(0 to 31)
C_RESET_MSR_IE
C_RESET_MSR_BIP
C_RESET_MSR_ICE
C_RESET_MSR_DCE
C_RESET_MSR_EE
C_RESET_MSR_EIP
Reset value for MSR
register bits IE, BIP, ICE,
DCE, EE, and EIP
Any
combination
of the
individual
bits
0x0000
std_logic
C_INSTANCE Instance Name Any
instance
name
micro
blaze
yes
string
C_D_AXI Data side AXI interface 0, 1 0 integer
C_D_LMB Data side LMB interface 0, 1 1 integer
C_I_AXI Instruction side AXI
interface
0, 1 0
integer
C_I_LMB Instruction side LMB
interface
0, 1 1
integer
C_USE_BARREL Include barrel shifter 0, 1 0 integer
Table 3-19: Configuration Parameters (Cont’d)
Parameter Name Feature/Description
Allowable
Values
Default
Value
Tool
Assigned
VHDL Type
Send Feedback

Table of Contents

Other manuals for Xilinx MicroBlaze

Related product manuals