Abov MC97F6108A - Released Operation of STOP Mode; Figure 86. STOP1, 2 Mode Release Flow

17. Power down operation MC97F6108A User’s manual
188
17.4 Released operation of STOP mode
After STOP1, 2 mode is released, operation begins according to content of related interrupt register just
before STOP mode starts (refer to Figure 86). If the global interrupt Enable Flag (IE.EA)is set to `1`, the
STOP1, 2 mode is released by a certain interrupt of which interrupt enable flag is set to `1` and the
CPU jumps to the relevant interrupt service routine. Even if the IE.EA bit is cleared to ‘0’, the STOP
mode is released by the interrupt of which the interrupt enable flag is set to ‘1’.
Figure 86. STOP1, 2 Mode Release Flow
SET SCCR.7
SET PCON[1:0]
SET IEx.b
STOP1,2 Mode
IEx.b==1 ?
Interrupt Request
STOP1,2 Mode
Release
Y
Interrupt Service
Routine
Next Instruction
N
Corresponding Interrupt
Enable Bit (IE, IE1, IE2, IE3)