EasyManuals Logo

ARM Cortex-A9 MBIST User Manual

ARM Cortex-A9 MBIST
72 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #13 background imageLoading...
Page #13 background image
Preface
ARM DDI 0414C Copyright © 2008 ARM Limited. All rights reserved. xiii
Restricted Access Non-Confidential
Appendix A Signal Descriptions
Read this for a description of the MBIST controller input and output
signals.
Appendix B Revisions
Read this for a description of the technical changes between released
issues of this book.
Glossary Read this for definitions of terms used in this book.
Conventions
Conventions that this book can use, are described in:
Typographical
Timing diagrams on page xiv
Signals on page xiv.
Typographical
The typographical conventions are:
italic Highlights important notes, introduces special terminology,
denotes internal cross-references, and citations.
bold Highlights interface elements, such as menu names. Denotes
signal names. Also used for terms in descriptive lists, where
appropriate.
monospace
Denotes text that you can enter at the keyboard, such as
commands, file and program names, and source code.
monospace
Denotes a permitted abbreviation for a command or option. You
can enter the underlined text instead of the full command or option
name.
monospace
italic
Denotes arguments to monospace text where the argument is to be
replaced by a specific value.
monospace
bold
Denotes language keywords when used outside example code.
< and > Enclose replaceable terms for assembler syntax where they appear
in code or code fragments. For example:
MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode_2>

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex-A9 MBIST and is the answer not in the manual?

ARM Cortex-A9 MBIST Specifications

General IconGeneral
ArchitectureARMv7-A
Clock SpeedUp to 2 GHz
Memory Management UnitYes
TrustZoneYes
Core Count1-4
Instruction SetARM, Thumb-2
Pipeline8-stage
Floating Point UnitVFPv3
NEONOptional
L1 Cache32KB Instruction, 32KB Data, per core
MBISTBuilt-in Memory BIST

Related product manuals