EasyManua.ls Logo

Mitsubishi Electric MELSEC-Q/L - Addition and Subtraction of Floating-Point Data (Double Precision)

Mitsubishi Electric MELSEC-Q/L
1084 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
248
6 BASIC INSTRUCTIONS
6.2 Arithmetic Operation Instructions
Addition and subtraction of floating-point data (double precision)
ED+(P), ED-(P) [When two data are set]
Processing details
ED+
Adds the 64-bit floating decimal point type real number designated at (D) and the 64-bit floating decimal point type real
number designated at (S), and stores the sum in the device designated at (D).
Values which can be designated at (S) and (D) and which can be stored, are as follows:
0, 2
-1022
| Designated value (stored value) | < 2
1024
When an input value is set using a programming tool, a rounding error may occur. For precautions, refer to Page 89
Precautions.
ED-
Subtracts a 64-bit floating decimal point type real number designated by (D) and a 64-bit floating decimal point type real
number designated by (S), and stores the result at a device designated by (D).
Values which can be designated at (S) and (D) and which can be stored, are as follows:
0, 2
-1022
| Designated value (stored value) | < 2
1024
When an input value is set using a programming tool, a rounding error may occur. For precautions, refer to Page 89
Precautions.
(S): Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D): Head number of the devices where the data to be added to/subtracted from is stored (real number)
Setting
data
Internal device R, ZR J\ U\G Zn Constant
E
Others
Bit Word Bit Word
(S)  
(D) 
Universal
LCPU
Basic
High
performance
Process
Redundant
Command
Command
P
S
D
S D
ED+, ED-
ED+P, ED-P
indicates an instruction symbol of ED+/ED-.
+3
64-bit floating-point
real number
D
+2
D
D
+1
D
+3
64-bit floating-point
real number
S
+2
S
S
+1
S
+3
64-bit floating-point
real number
D
+2
D
D
+1
D
+3
64-bit floating-point
real number
D
+2
D
D
+1
D
+3
64-bit floating-point
real number
S
+2
S
S
+1
S
+3
64-bit floating-point
real number
D
+2
D
D
+1
D

Table of Contents

Related product manuals