Sun Microelectronics
220
UltraSPARC User’s Manual
2. If 32-bit address masking is disabled (PSTATE.AM = 0, 64-bit addressing)
and the upper 61 bits of rs1 are equal to the corresponding bits in rs2, rd is
set equal to the right edge mask ANDed with the left edge mask.
3. If 32-bit address masking is enabled (PSTATE.AM = 1, 32-bit addressing) is
set and the bits <31:3> of rs1 are equal to the corresponding bits in rs2, rd
is set to the right edge mask ANDed with the left edge mask.
4. Otherwise, rd is set to the left edge mask.
The integer condition codes are set the same as a SUBCC instruction with the
same operands. End of scan line comparison tests may be performed using edge
with an appropriate conditional branch instruction.
Traps:
None
Table 13-1 Edge Mask Specification
Edge Size A2..A0 Left Edge Right Edge
8 000 1111 1111 1000 0000
8 001 0111 1111 1100 0000
8 010 0011 1111 1110 0000
80110001 1111 1111 0000
8 100 0000 1111 1111 1000
8 101 0000 0111 1111 1100
81100000 0011 1111 1110
8 111 0000 0001 1111 1111
16 00x 1111 1000
16 01x 0111 1100
16 10x 0011 1110
16 11x 0001 1111
32 0xx 11 10
32 1xx 01 11
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com