EasyManuals Logo

Xilinx MicroBlaze Reference Guide

Xilinx MicroBlaze
316 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #137 background imageLoading...
Page #137 background image
MicroBlaze Processor Reference Guide 138
UG984 (v2018.2) June 21, 2018 www.xilinx.com
Chapter 3: MicroBlaze Signal Interface Description
M_AXI_DP_RVALID
M_AXI_DP I
Slave Read valid
M_AXI_DP_RREADY
M_AXI_DP O
Master Read ready
M_AXI_IP_AWID
M_AXI_IP O
Master Write address ID
M_AXI_IP_AWADDR
M_AXI_IP O
Master Write address
M_AXI_IP_AWLEN
M_AXI_IP O
Master Burst length
M_AXI_IP_AWSIZE
M_AXI_IP O
Master Burst size
M_AXI_IP_AWBURST
M_AXI_IP O
Master Burst type
M_AXI_IP_AWLOCK
M_AXI_IP O
Master Lock type
M_AXI_IP_AWCACHE
M_AXI_IP O
Master Cache type
M_AXI_IP_AWPROT
M_AXI_IP O
Master Protection type
M_AXI_IP_AWQOS
M_AXI_IP O
Master Quality of Service
M_AXI_IP_AWVALID
M_AXI_IP O
Master Write address valid
M_AXI_IP_AWREADY
M_AXI_IP I
Slave Write address ready
M_AXI_IP_WDATA
M_AXI_IP O
Master Write data
M_AXI_IP_WSTRB
M_AXI_IP O
Master Write strobes
M_AXI_IP_WLAST
M_AXI_IP O
Master Write last
M_AXI_IP_WVALID
M_AXI_IP O
Master Write valid
M_AXI_IP_WREADY
M_AXI_IP I
Slave Write ready
M_AXI_IP_BID
M_AXI_IP I
Slave Response ID
M_AXI_IP_BRESP
M_AXI_IP I
Slave Write response
M_AXI_IP_BVALID
M_AXI_IP I
Slave Write response valid
M_AXI_IP_BREADY
M_AXI_IP O
Master Response ready
M_AXI_IP_ARID
M_AXI_IP O
Master Read address ID
M_AXI_IP_ARADDR
M_AXI_IP O
Master Read address
M_AXI_IP_ARLEN
M_AXI_IP O
Master Burst length
M_AXI_IP_ARSIZE
M_AXI_IP O
Master Burst size
M_AXI_IP_ARBURST
M_AXI_IP O
Master Burst type
M_AXI_IP_ARLOCK
M_AXI_IP O
Master Lock type
M_AXI_IP_ARCACHE
M_AXI_IP O
Master Cache type
M_AXI_IP_ARPROT
M_AXI_IP O
Master Protection type
M_AXI_IP_ARQOS
M_AXI_IP O
Master Quality of Service
M_AXI_IP_ARVALID
M_AXI_IP O
Master Read address valid
M_AXI_IP_ARREADY
M_AXI_IP I
Slave Read address ready
M_AXI_IP_RID
M_AXI_IP I
Slave Read ID tag
M_AXI_IP_RDATA
M_AXI_IP I
Slave Read data
Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)
Signal Interface I/O Description
Send Feedback

Table of Contents

Other manuals for Xilinx MicroBlaze

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx MicroBlaze and is the answer not in the manual?

Xilinx MicroBlaze Specifications

General IconGeneral
Architecture32-bit RISC
CacheConfigurable Instruction and Data Cache
CategorySoft Processor Core
Data Width32-bit
Memory Management Unit (MMU)Optional
Floating Point Unit (FPU)Optional
Interrupt ControllerConfigurable
Memory ManagementOptional MMU
ConfigurabilityHighly Configurable
Pipeline Stages3-stage
FPGA IntegrationXilinx FPGAs
Bus InterfacePLB
Debug InterfaceJTAG
Typical Clock SpeedVaries depending on FPGA and configuration (e.g., 100-400+ MHz)
ImplementationSoft core (synthesized logic)
Maximum PerformanceVaries with FPGA and configuration
Debug SupportIntegrated Debug Module

Related product manuals