Xilinx MicroBlaze - Page 215

MicroBlaze Processor Reference Guide 216
UG984 (v2018.2) June 21, 2018 www.xilinx.com
Chapter 5: MicroBlaze Instruction Set Architecture
Note
The instructions brl and bral are not available. A delay slot must not be used by the following: imm,
branch, or break instructions. Interrupts and external hardware breaks are deferred until after the
delay slot branch has been completed.
Send Feedback