Sun Microelectronics
155
8. Address Spaces, ASIs, ASRs, and Traps
E$ (UltraSPARC-II): E-Cache SRAM mode. This is a read only field; writes to
these bits have no effect. E$ is encoded as follows:
ELIM (UltraSPARC-II): E-Cache limit. Sets the upper limit on the E-Cache size to
be configured. It may be modified during boot-up to reflect a smaller
E-Cache size than is physically present. ELIM is encoded as follows:
PCON: Processor Configuration. Contains subfields that determine the depth of
the system queues for transactions issued by UltraSPARC. The PCON
field is initialized with the minimum values at reset and may be modified
by an ASI store. All values are stored in (N–1) format; that is, the value 0
means 1 transaction.
• WB<10> (UltraSPARC-II): Maximum number of outstanding
Writebacks
• SCIQ0<9:8> (UltraSPARC-II): Maximum number of outstanding
Class 0 transactions.
• BST<7>: Maximum number of outstanding block stores.
• NCST<6:4>: Maximum number of outstanding non-cacheable stores.
• SCIQ1<3:0>: Maximum number of outstanding Class 1 transactions.
Note: After reset and before normal processing begins, software should set the
PCON values to reflect the number of outstanding transactions supported by the
system.
Note: UltraSPARC-II supports only two combinations of values for the WB and
SCIQ0 subfields:
WB=0 and SCIQ0=0, which is identical to UltraSPARC-I’s configuration, or
WB=1 and SCIQ0=2, which is UltraSPARC-II’s “natural” configuration
E$ Mode
01–1–1
12–2
ELIM Limit
000 16 Mb
001 8 Mb
010 4 Mb
011 2 Mb
100 1 Mb
101 0.5 Mb
110..111 —
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
To Next Page
Loading...
Need help?
General