EasyManuals Logo

Sun Microsystems UltraSPARC-I User Manual

Sun Microsystems UltraSPARC-I
410 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #195 background imageLoading...
Page #195 background image
Sun Microelectronics
180
UltraSPARC User’s Manual
ISAPEN: If set, an address parity error on an incoming UPA transaction causes a
system fatal error; otherwise, the error is logged and ignored.
NCEEN: If set, an uncorrectable error, time-out, bus error, UDB, or E-Cache data
parity error causes an {
instruction, data}_access_error
trap and an E-Cache
tag parity error causes a system fatal error; otherwise, the error is logged
in the AFSR and ignored.
CEEN: If set, a correctable error detected during a memory read access causes a
correctable_ECC_error
disrupting trap; otherwise, the error is logged in the
AFSR and ignored. Correctable ECC errors on interrupt vector
transmission are not logged or reported.
11.3.2 Asynchronous Fault Status Register
The Asynchronous Fault Status Register (AFSR) logs all errors the have occurred
since its fields are last cleared. The AFSR is updated according to the policy de-
scribed in Table 11-6, “Error Detection and Reporting in AFAR and AFSR,” on
page 183.
The AFSR is logically divided into four fields:
Bit <32>, the accumulating multiple-error (ME) bit, is set when multiple errors
with the same sticky error bit have occurred except for correctable errors.
Multiple errors of different types are indicated by setting more than one of the
sticky error bits.
Bit <31>, the accumulating privilege-error (PRIV), is set when an error occurs
from an access generated by code executing with PSTATE.PRIV = 1. If this bit
is set, system state has been corrupted.
Bits <30:20> are sticky error bits that record the most recently detected errors.
These sticky bits accumulate errors that have been detected since the last write
to clear this register.
Table 11-1 E-Cache Error Enable Register Format
Bits Field Use RW
<63:3> Reserved —R
<2> ISAPEN Trap on system address parity error RW
<1> NCEEN Trap on TO, BERR, LDP, ETP, EDP, WP, UE, IVUE RW
<0> CEEN Trap on correctable memory read error RW
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Sun Microsystems UltraSPARC-I and is the answer not in the manual?

Sun Microsystems UltraSPARC-I Specifications

General IconGeneral
BrandSun Microsystems
ModelUltraSPARC-I
CategoryComputer Hardware
LanguageEnglish