Sun Microelectronics
208
UltraSPARC User’s Manual
13.5.4 Partitioned Multiply Instructions
Format (3):
The following sections describe the variations of partitioned multiply.
Note: For good performance, do not use the result of a partitioned multiply as a
32-bit graphics instruction source operand in the next three instruction groups.
Traps
fp_disabled
Note: When software emulating an 8-bit unsigned by 16-bit signed multiply, the
unsigned value must be zero-extended and the 16-bit value must be sign-
extended before the multiplication.
opcode opf operation
FMUL8x16
0 0011 0001
8- × 16-bit partitioned product
FMUL8x16AU
0 0011 0011
8- × 16-bit upper α partitioned product
FMUL8x16AL
0 0011 0101
8- × 16-bit lower α partitioned product
FMUL8SUx16
0 0011 0110
upper 8- × 16-bit partitioned product
FMUL8ULx16
0 0011 0111
lower unsigned 8- × 16-bit partitioned product
FMULD8SUx16
0 0011 1000
upper 8- × 16-bit partitioned product
FMULD8ULx16
0 0011 1001
lower unsigned 8- × 16-bit partitioned product
Suggested Assembly Language Syntax
fmul8x16
freg
rs1
,
freg
rs2
,
freg
rd
fmul8x16au
freg
rs1
,
freg
rs2
,
freg
rd
fmul8x16al
freg
rs1
,
freg
rs2
,
freg
rd
fmul8sux16
freg
rs1
,
freg
rs2
,
freg
rd
fmul8ulx16
freg
rs1
,
freg
rs2
,
freg
rd
fmuld8sux16
freg
rs1
,
freg
rs2
,
freg
rd
fmuld8ulx16
freg
rs1
,
freg
rs2
,
freg
rd
10 11 0110 rs2rd rs1
31 141924 18 13 02530 29 4
opf
5
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
To Next Page
Loading...
Need help?
General