EasyManuals Logo
Home>ST>Microcontrollers>STM32G431

ST STM32G431 User Manual

ST STM32G431
2126 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1374 background imageLoading...
Page #1374 background image
General-purpose timers (TIM15/TIM16/TIM17) RM0440
1374/2126 RM0440 Rev 4
Dead-time insertion is enabled by setting both CCxE and CCxNE bits, and the MOE bit if the
break circuit is present. There is one 10-bit dead-time generator for each channel. From a
reference waveform tim_ocxref, it generates 2 outputs tim_ocx and tim_ocxn. If tim_ocx and
tim_ocxn are active high:
The tim_ocx output signal is the same as the reference signal except for the rising
edge, which is delayed relative to the reference rising edge.
The tim_ocxn output signal is the opposite of the reference signal except for the rising
edge, which is delayed relative to the reference falling edge.
If the delay is greater than the width of the active output (tim_ocx or tim_ocxn) then the
corresponding pulse is not generated.
The following figures show the relationships between the output signals of the dead-time
generator and the reference signal tim_ocxref. (we suppose CCxP=0, CCxNP=0, MOE=1,
CCxE=1 and CCxNE=1 in these examples)
Figure 465. Complementary output with symmetrical dead-time insertion.
The DTAE bit in the TIMx_DTR2 allows to differentiate the deadtime values for rising and
falling edges of the reference signal, as shown on Figure 466.
In asymmetrical mode (DTAE = 1), the rising edge-referred deadtime is defined by the
DTG[7:0] bitfield in the TIMx_BDTR register, while the falling edge-referred is defined by the
DTGF[7:0] bitfield in the TIMx_DTR2 register. The DTAE bit must be written before enabling
the counter and must be not modified while CEN = 1.
It is possible to have the deadtime value updated on-the-fly during pwm operation, using a
preload mechanism. The deadtime bitfield DTG[7:0] and DTGF[7:0] are preloaded when the
DTPE bit is set, in the TIMX_DTR2 register. The preload value is loaded in the active
register on the next update event.
Note: If the DTPE bit is enabled while the counter is enabled, any new value written since last
update will be discarded and previous value will be used.
MSv62332V1
delay
delay
tim_ocxref
tim_ocx
tim_ocxn

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32G431 and is the answer not in the manual?

ST STM32G431 Specifications

General IconGeneral
BrandST
ModelSTM32G431
CategoryMicrocontrollers
LanguageEnglish

Related product manuals