Chapter 6 333
Using The Status Monitoring Subsystem
Status Register System
Using The Status Monitoring 
Subsystem
Figure 6-2  Agilent CSA Status Register System 
Standard Event Status Register
+
STATus:QUEStionable
STATus:QUEStionable:TEMPerature
+
+
+
S
t
a
t
u
s
 
B
y
t
e
 
R
e
g
i
s
t
e
r
0
1
2
3
4
5
6
7
7
&
&
&
&
&
&
&
654321
0
+
  0
  1
  2
  3
  4
  5
  6
  7
  8
  9
10
11
12
13
14
15
  0
  1
  2
  3
  4
  5
  6
  7
  8
  9
10
11
12
13
14
15
  0
  1
  2
  3
  4
  5
  6
  7
Oper. Complete
Req. Bus Control
Query Error
Dev. Dep. Error
Execution Error
Command Error
Reserved
Power On
Condition Register
(- )Trans Filter
(+)Trans Filter
Event Register
Event Enable Reg
Condition Register
(- )Trans Filter
(+)Trans Filter
Event Register
Event Enable Reg
Condition Register
(- )Trans Filter
(+)Trans Filter
Event Register
Event Enable Reg
STATus:QUEStionable:INTegrity
   [for SA mode]
  0
  1
  2
  3
  4
  5
  6
  7
  8
  9
10
11
12
13
14
15
Condition Register
(- )Trans Filter
(+)Trans Filter
Event Register
Event Enable Reg
Preset Values
   For All Registers: (-) Transition Filter = 0's
   (+) Transion Filter = 1's
   For STAT:QUES, STAT:OPER, & all OPER:INST:ISUM
         registers:  Event Enable = 0's
   For all Other Registers:  Event Enable  = 1's
   Unused:  All unused bits = 0
ADC over range
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Freq Ref  Unlocked
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Unused
Unused
Unused
Unused
Unused
Unused
Always Zero (0)
R
e
s
e
r
v
e
d
R
e
q
.
 
S
e
r
v
.
 
S
u
m
 
(
R
Q
S
)
S
t
d
.
 
E
v
e
n
t
 
S
t
a
t
u
s
 
S
u
m
Message Available (MAV)
Error/Event Queue Summary
U
n
u
s
e
d
U
n
u
s
e
d
Questionable Status Summary
A
l
w
a
y
s
 
Z
e
r
o
 
(
0
)
R
e
s
e
r
v
e
d
R
e
s
e
r
v
e
d
R
e
s
e
r
v
e
d
R
e
s
e
r
v
e
d
R
e
s
e
r
v
e
d
Reserved
Reserved
R
e
s
e
r
v
e
d
R
e
s
e
r
v
e
d
INTegrity Sum
Reserved
Reserved
R
e
s
e
r
v
e
d
R
e
s
e
r
v
e
d
F
R
E
Q
u
e
n
c
y
 
S
u
m
Service Request
Enable Register