Model 6485 Picoammeter Instruction Manual Status Structure 10-17
Event enable registers
As Figure 10-1 shows, each status register set has an enable register. Each event register
bit is logically ANDed (&) to a corresponding enable bit of an enable register. Therefore,
when an event bit is set and the corresponding enable bit is set (as programmed by the
user), the output (summary) of the register will set to 1, which in turn sets the summary bit
of the status byte register.
The commands to program and read the event enable registers are listed in Table 10-6. For
details on programming and reading registers, see “Programming enable registers,”
page 10-5 and “Reading registers,” page 10-6.
NOTE The bits of any enable register can be reset to 0 by sending the 0 parameter
value with the appropriate enable command (i.e. STATus:OPERation:ENABle
0).
Table 10-6
Common and SCPI commands — event enable registers
Command Description
*ESE <NDN> or <NRf>
*ESE?
STATus
:OPERation
:ENABle <NDN> or <NRf>
:ENABle?
:MEASurement
:ENABle <NDN> or <NRf>
:ENABle?
:QUEStionable
:ENABle <NDN> or <NRf>
:ENABle?
Program standard event enable register (see “Parameters”).
Read standard event enable register.
STATus subsystem:
Operation event enable register:
Program enable register (see “Parameters”).
Read enable register.
Measurement event enable register:
Program enable register (see “Parameters”).
Read enable register.
Questionable event enable register:
Program enable register (see “Parameters”).
Read measurement event enable register:
Parameters:
<NDN> = #Bxx…x Binary format (each x = 1 or 0)
= #Hx Hexadecimal format (x = 0 to FFFF)
= #Qx Octal format (x = 0 to 177777)
<NRf> = 0 to 65535 Decimal format
Note: Power-up and STATus:PRESet resets all bits of all enable registers to 0. *CLS has no effect.