VS 2001
Technical Handbook
Technical Description
Page 32 Marconi Proprietary information
P/N: 779-0373/02
Revision 02
• 1 synchronous communication serial line towards EEPROMS and FPGA;
• 3 A/D converter (10 bit) with 3 active channels multiplexed for the VSWR
measurement (i.e. temperature);
• 1 watchdog;
• 25 independent I/O ports at 1 bit each;
• 1 FLASH memory (1 Mword) for storing both the microprocessor and the DSP
application software. The microcontroller software can be applied directly by
the flash without time penalties;
• 1 SRAM memory (256 kword);
• Device for terminal identification through 48 bit individual code;
• Non-volatile read/write memory for storing some semi-permanent network
data;
• Non-volatile read/write memory protected by password for storing the Air
Interface Encryption keys.
2.3.1.7
DSP
Basically the DSP (Digital Signal Processor) is used for the execution of following
procedures:
• Physical layer numerical processing algorithms both in uplink (transmission)
and in downlink (reception);
• Management of the TETRA protocol relative to the Lower MAC sub-level;
• Management of the interface towards/from I/F AUDIO for the digitised voice
signal;
• Management of the serial interface towards/from I/F RT for the TETRA
modulated base band signal;
• Management of the asynchronous serial line integrated on FPGA and
dedicated to the DSP.
The DSP also hosts the following devices and interfaces:
• 2 independent and buffered bi-directional synchronous serial lines; one for
interfacing with the audio section and the other one with the radio section;
• 1 Host Port Interface with Dual Port RAM (2 kword) for communication with
the microprocessor;
• 1 standard JTAG interface for communication with external emulator;
• Digital PLL for Fck clock frequency generation (see Tab. 2.3) derived from the
Fmck master clock frequency (see Tab. 2.3);
• 32 kword of internal RAM for execution of the critical routines from the point of
view of the speed of execution and storing of frequently used data;
• 64 kword of external RAM, of which 3.2 kword reserved for the data and 32
kword reserved for the programs. The DSP automatically selects the
necessary area;