EasyManuals Logo
Home>Renesas>Computer Hardware>RL78/F13

Renesas RL78/F13 User Manual

Renesas RL78/F13
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #549 background imageLoading...
Page #549 background image
RL78/F13, F14 CHAPTER 6 TIMER ARRAY UNIT
R01UH0368EJ0210 Rev.2.10 517
Dec 10, 2015
Figure 6-66. Operation Procedure When Delay Counter Function Is Used
Software Operation Hardware Status
TAU
default
setting
Power-off status
(Clock supply is stopped and writing to each register is
disabled.)
Sets the TAUmEN bit of peripheral enable register 0
(PER0) to 1.
Power-on status. Each channel stops operating.
(Clock supply is started and writing to each register is
enabled.)
Sets timer clock select register m (TPSm).
Determines clock frequencies of CKm0 to CKm3.
Channel
default
setting
Sets timer mode register mn (TMRmn) (determines
operation mode of channel).
INTTMmn output delay is set to timer data register mn
(TDRmn).
Clears the TOEmn bit to 0 and stops operation of TOmn.
Channel stops operating.
(Clock is supplied and some power is consumed.)
Operation
start
Sets the TSmn bit to 1.
The TSmn bit automatically returns to 0 because it is a
trigger bit.
TEmn = 1, and the TImn pin input valid edge detection
wait status is set.
Detects the TImn pin input valid edge.
Value of the TDRmn register is loaded to the timer count
register mn (TCRmn).
During
operation
Set value of the TDRmn register can be changed.
Sets corresponding bit of noise filter enable registers 1
and 2 (NFEN1 and NFEN2) to 1.
The TCRmn register can always be read.
The TSRmn register is not used.
The counter (TCRmn) counts down. When TCRmn
counts down to 0000H, INTTMmn is output, and counting
stops (which leaves TCRmn at 0000H) until the next TImn
pin input.
Operation
stop
The TTmn bit is set to 1.
The TTmn bit automatically returns to 0 because it is a
trigger bit.
TEmn = 0, and count operation stops.
The TCRmn register holds count value and stops.
TAU
stop
The TAUmEN bit of the PER0 register is cleared to 0.
Power-off status
All circuits are initialized and SFR of each channel is
also initialized.
Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)
2. Unit 1 is not provided in the Group A products.
Channels 7 to 4 of unit 1 are not provided in the Group B, C, and D products.
Operation is resumed.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RL78/F13 and is the answer not in the manual?

Renesas RL78/F13 Specifications

General IconGeneral
BrandRenesas
ModelRL78/F13
CategoryComputer Hardware
LanguageEnglish

Related product manuals