EasyManuals Logo
Home>Renesas>Computer Hardware>RL78/F13

Renesas RL78/F13 User Manual

Renesas RL78/F13
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #550 background imageLoading...
Page #550 background image
RL78/F13, F14 CHAPTER 6 TIMER ARRAY UNIT
R01UH0368EJ0210 Rev.2.10 518
Dec 10, 2015
6.8 Simultaneous Channel Operation Function of Timer Array Unit
6.8.1 Operation as one-shot pulse output function
By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to
the TImn pin.
The delay time and pulse width can be calculated by the following expressions.
Delay time = {Set value of TDRmn (master) + 2} ï‚´ Count clock period
Pulse width = {Set value of TDRmp (slave)} ï‚´ Count clock period
The master channel operates in the one-count mode and counts the delays. Timer count register mn (TCRmn) of the
master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).
The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count
clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.
The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel
starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The
TCRmp register counts down from the value of The TDRmp register it has loaded, in synchronization with the count value.
When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master
channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the
master channel, and inactive when TCRmp = 0000H.
Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a
start trigger.
Caution The timing of loading of timer data register mn (TDRmn) of the master channel is different from that of
the TDRmp register of the slave channel. If the TDRmn and TDRmp registers are rewritten during
operation, therefore, an illegal waveform is output. Rewrite the TDRmn register after INTTMmn is
generated and the TDRmp register after INTTMmp is generated.
Remarks 1. m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
p: Slave channel number (n < p ≤ 7)
2. Unit 1 is not provided in the Group A products.
Channels 7 to 4 of unit 1 are not provided in the Group B, C, and D products.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RL78/F13 and is the answer not in the manual?

Renesas RL78/F13 Specifications

General IconGeneral
BrandRenesas
ModelRL78/F13
CategoryComputer Hardware
LanguageEnglish

Related product manuals