"DUVBMWBMVFPGUIFDPVOUFS
$PVOUMJNJU
$PVOUFSPVUQVU
JOUIF1**
$POUSPMTJHOBMSFTFU
PVUQVU
$POUSPMTJHOBMSFTFU
DPVOUFS
$POUSPMTJHOBM("5&
1VMTFTBUEJHJUBMJOQVU
U
Figure 4-10 Principle of operation of the 16-bit up-counter
16-bit down counters (periodic counting function)
The maximum counting range is 65535 to 0.
When the counter is started, the actual value is set to the selected setpoint. The actual value is
reduced by the value 1 with each counting pulse. If the actual value reaches the value 0, the
corresponding output in the PII is switched on and the actual value is reset to the specied
setpoint. The counter then counts down from this value.
The positive edge of the Reset counter control signal resets the actual value to the specied
setpoint and the associated output in the PII.
A positive edge of the Reset output control signal resets the output in the PII. The current counter
value is not aected by this.
The GATE control signal pauses the counting on a positive edge. At the same time, the assigned
output in the PII is reset. Count pulses are processed at the digital input again, but only at the
negative edge. The Reset output and Reset counter control signals also have an eect when TOR
is activated.
The setpoint of the counter is set and changed using the POI. A positive edge of the Reset counter
control signal or a zero crossing of the counter causes the setpoint to be applied.
Congurations (principle)
4.17 Counting
ET 200iSP
Operating Instructions, 11/2022, A5E00247483-AK 93