RM0440 Rev 4 441/2126
RM0440 Nested vectored interrupt controller (NVIC)
460
14 Nested vectored interrupt controller (NVIC)
14.1 NVIC main features
• 102 maskable interrupt channels (not including the sixteen Cortex
®
-M4 with FPU
interrupt lines)
• 16 programmable priority levels (4 bits of interrupt priority are used)
• Low-latency exception and interrupt handling
• Power management control
• Implementation of System Control Registers
The NVIC and the processor core interface are closely coupled, which enables low latency
interrupt processing and efficient processing of late arriving interrupts.
All interrupts including the core exceptions are managed by the NVIC. For more information
on exceptions and NVIC programming, refer to the PM0214 programming manual for
Cortex
TM
-M4 products.
14.2 SysTick calibration value register
The SysTick calibration value is set to 0x3E8, which gives a reference time base of 1 ms
with the SysTick clock set to 125 KHz (1 MHz / 8).