EasyManua.ls Logo

Edge-Core AS7326-56X - Thermal

Edge-Core AS7326-56X
181 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
EDGECORE NETWORKS CORPORATION 2018
49
Figure 27 CPLD SDATA Diagram
SOC_FPGA_CLK
SOC_FPGA_DIN
SOC_FPGA_DOUT
BDX_SCLOCK
BDX_SDATAOUT0
BDX_SDATAOUT1
BDX_SLOAD
BDX_SATA1_ACTIVITY_LED1
BDX_SATA1_ACTIVITY_LED2
SDATA
SDATA
Decorder
3.13.7. Thermal
The thermal block is used to monitor the thermal event driven from CPU by
CPLD_CPU_PROCHOT_N / CPLD_DDR01_MEMHOT, VR_PVCCIN_VRHOT_N /
VR_P1V05_PCH_VRHOT_N / P1V2_VDDQ_IRQ_VRHOT_N from VRs, and CPLD_DDR_EVENT_N
from DDR memory, then use CPLD_PCHHOT_N and B2B_PROCHOT_N to announce PCH and MB.
CPLD_CPU_THERMTRIP_N is driven from CPU to indicate THERMTRIP event then use
CPLD_PCH_THERMTRIP_N and B2B_THERMTRIP_N to announce PCH and MB
Figure 28 CPLD Thermal Diagram
CPLD_DDR01_MEMHOT
CPLD_CPU2PCH_THROT
CPLD_CPU_THERMTRIP_N
P1V2_VDDQ_IRQ_VRHOT_N
CPLD_PCH_THERMTRIP_N
FORCE_MEMPROCHOT
CPLD_CPU_PROCHOT_N
FM_PROCHOT_N
FM_THROTTLE_N
PCH_CPU2PCH_THROT
B2B_THERMTRIP_N
B2B_PROCHOT_N
VR_P1V05_PCH_VRHOT_N
CPLD_DDR_EVENT_N
VR_PVCCIN_VRHOT_N
reg
reg
reg
reg
reg
CPLD_PCHHOT_N
1'b1
reg
1'b0
Thermal
Reserve

Table of Contents

Other manuals for Edge-Core AS7326-56X

Related product manuals