EasyManua.ls Logo

Edge-Core AS7326-56X - Offset 0 X04 Reset - Device (Read& Write); Offset 0 X05 System Interrupt (Read& Write); Offset 0 X06 System Error (Read& Write)

Edge-Core AS7326-56X
181 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
EDGECORE NETWORKS CORPORATION 2018
51
0: system would enter sleep mode
2
system reset
R/W
1
1: system is work at S0 state
0: system would be reset
1
System Power Off
R/W
1
1: system is work at S0 state
0: all power on the board would be powered off except
standby voltage.
0
System power reset
R/W
1
1: system is work at S0 state
0: system will go to G3 state and wait for 10s, then go to S0.
3.14.5. Offset 0x04 Reset - Device (Read& Write)
Bit
Name
R/W
Reset Value
Description
[7:4]
Reserve
R/W
0
Reserve
3
TPM Reset
R/W
1
1: TPM Module is placed in normal operation state.
0: TPM Module is placed in reset state.
2
PCA9548 Reset
R/W
1
1: PCA9548 is placed in normal operation state.
0: PCA9548 is placed in reset state.
1
BCM5720 Reset
R/W
1
1: BCM5720 is placed in normal operation state.
0: BCM5720 is placed in reset state.
0
Main Board Reset
R/W
1
1: Main board in normal operation state.
0: Main board is placed in reset state.
3.14.6. Offset 0x05 System Interrupt (Read& Write)
Bit
Name
R/W
Reset Value
Description
[7:6]
Reserve
R/W
0
reserve
5
LM75 interrupt
R/W
1
1: No interrupt from LM75 (0x4B)
0: Interrupt from LM75 (0x4B)
4
NMI event from BMC
R/W
1
1: No NMI event from BMC
0: BMC has NMI event
3
MB CPLD23 interrupt
R/W
1
1: No interrupt event from the CPLD2, CPLD3 on MB
0: MB CPLD2, CPLD3 have interrupt events
2
MB CPLD1 interrupt
R/W
1
1: No interrupt event from the CPLD1 on MB
0: MB CPLD1 has interrupt event
1
CPU NMI event
indication
R/W
1
1: transceiver is placed in normal operation state.
0: transceiver is placed in reset state.
0
CPU SMI event
indication
R/W
1
1: CPU is in normal operation state
0: CPU is in SMI event state
3.14.7. Offset 0x06 System Error (Read& Write)
Bit
Name
R/W
Reset Value
Description
[7:5]
Reserve
R/W
0
Reserve
4
CPU FIVR Fault
R
1
1: transceiver is placed in normal operation state.

Table of Contents

Other manuals for Edge-Core AS7326-56X

Related product manuals