EasyManua.ls Logo

Xilinx Zynq UltraScale+ ZCU216 - Gpio (Mio 13, 38); I2 C Bus Topology Overview; I2 C0 (Mio 14-15), I2 C1 (Mio 16-17)

Xilinx Zynq UltraScale+ ZCU216
97 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GPIO (MIO 13, 38)
These two (2) GPIO bits are connected to the U38 MSP430 system controller for general
purpose signaling or communicaons between the Zynq UltraScale+ RFSoC and the MSP430
system controller. These signals are level-shied by TSX0108E U37. The connecons between
the U38 system controller and the ZU49DR RFSoC are listed in following table.
Table 8: System Controller U38 GPIO Connections to ZU49DR U1
ZU49DR U1 Pin Net Name
MSP430 U38
Pin Name Pin Number
G32 MIO38_PS_GPIO1 P1_6 19
AU26 MIO13_PS_GPIO2 P1_7 20
I2C Bus Topology Overview
I2C0 (MIO 14-15), I2C1 (MIO 16-17)
The following gure shows a high-level view of the I2C0 and I2C1 bus connecvity.
Chapter 3: Board Component Descriptions
UG1390 (v1.1) July 10, 2020 www.xilinx.com
ZCU216 Board User Guide 30
Send Feedback

Table of Contents

Related product manuals