Eaton EDR 3000 - Page 216

EDR-3000 IM02602003E
Name Description
Logic.LE48.Timer Out Signal: Timer Output
Logic.LE48.Out Signal: Latched Output (Q)
Logic.LE48.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE49.Gate Out Signal: Output of the logic gate
Logic.LE49.Timer Out Signal: Timer Output
Logic.LE49.Out Signal: Latched Output (Q)
Logic.LE49.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE50.Gate Out Signal: Output of the logic gate
Logic.LE50.Timer Out Signal: Timer Output
Logic.LE50.Out Signal: Latched Output (Q)
Logic.LE50.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE51.Gate Out Signal: Output of the logic gate
Logic.LE51.Timer Out Signal: Timer Output
Logic.LE51.Out Signal: Latched Output (Q)
Logic.LE51.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE52.Gate Out Signal: Output of the logic gate
Logic.LE52.Timer Out Signal: Timer Output
Logic.LE52.Out Signal: Latched Output (Q)
Logic.LE52.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE53.Gate Out Signal: Output of the logic gate
Logic.LE53.Timer Out Signal: Timer Output
Logic.LE53.Out Signal: Latched Output (Q)
Logic.LE53.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE54.Gate Out Signal: Output of the logic gate
Logic.LE54.Timer Out Signal: Timer Output
Logic.LE54.Out Signal: Latched Output (Q)
Logic.LE54.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE55.Gate Out Signal: Output of the logic gate
Logic.LE55.Timer Out Signal: Timer Output
Logic.LE55.Out Signal: Latched Output (Q)
Logic.LE55.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE56.Gate Out Signal: Output of the logic gate
Logic.LE56.Timer Out Signal: Timer Output
Logic.LE56.Out Signal: Latched Output (Q)
Logic.LE56.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE57.Gate Out Signal: Output of the logic gate
Logic.LE57.Timer Out Signal: Timer Output
www.eaton.com 204