EasyManuals Logo

Intel Stratix 10 Configuration User Guide

Intel Stratix 10
113 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #10 background imageLoading...
Page #10 background image
Figure 3. SDM Block Diagram
Secure Device Manager
JTAG
SmartVID
Avalon-ST
Sink
AS
SDMMC
MCU MCU MCU
AES 256
SHA 256/384
ECDSA 256/384
Decompression
Temperature
Voltage
Peripherals
Lockstep Processors
Crypto IP
Sensors
PUF
BBRAM
Key Vault
Configuration
Network
Interface
FuseJTAG Pins
SDM Pins
To Configuration
Sectors for
FPGA configuration
Dual-Purpose I/O Pins
PCIe
Hard IP
PCIe
Link
SDM
Communication
Hub
FPGA Core
HPS
Mailbox
Boot ROM
SEU Detection
Chip ID
Stratix 10 Serial Flash
Mailbox Client IP
Partial Reconfiguration (PR) IP
CRAM
Hard IP
in SDM
External
Hard IP
Soft IP
Key
External PR Controller IP
Temperature Sensor
Voltage Sensor
Here is an overview of the additional functions the SDM controls:
The Power Management block consists of a voltage and temperature sensor which
enables the SmartVID feature via an external PMBus voltage regulator when you
select -V devices.
The AES/SHA and other Crypto Accelerator blocks implement secure configuration
and boot.
The Key Vault provides volatile and non-volatile cryptographic key storage. To
mitigate potential side-channel attacks, crypto functions that use keys require the
keys a special hardware storage mechanism. For more information refer to the
Intel Stratix 10 Device Security User Guide.
The AS and SD MMC configuration flash controllers enable active configuration
schemes via dedicated SDM pins.
The x8 Avalon-ST configuration scheme SDM I/O pins. The x16 and x32 Avalon-ST
configuration schemes use dedicated SDM I/O Pins and dual-purpose I/O pins.
Refer to the SDM Pin Mapping for more information.
To reduce configuration file size and support smaller memory sizes, and enable
faster configuration, the Intel Quartus Prime software compresses the
configuration data. Intel Stratix 10 devices all compress the configuration
bitstream. You cannot disable this feature. The decompression block in the SDM
decompresses both encrypted and non-encrypted configuration files.
A specific PCIe block included in the Intel Stratix 10 device supports CvP.
1. Intel
®
Stratix
®
10 Configuration Overview
UG-S10CONFIG | 2018.11.02
Intel Stratix 10 Configuration User Guide
Send Feedback
10

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals