EasyManuals Logo

Intel Stratix 10 Configuration User Guide

Intel Stratix 10
113 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #101 background imageLoading...
Page #101 background image
Here are some very common causes of configuration failures:
Check OSC_CLK_1 frequency. It must match the frequency you specified in the
Intel Quartus Prime Software and the clock source on your board.
Ensure a free running reference clock is present for designs using transceivers,
PCIe, or HBM2.
For designs using the HPS and the external memory interface (EMIF), ensure that
the EMIF clock is present.
For designs using SmartVID (-V devices), ensure that this feature is set-up and
operating correctly. Ensure that the voltage regulator supports SmartVID.
Here are some debugging suggestions that apply to any configuration mode:
To rule out issues with OSC_CLK_1 select the Internal Oscillator option in the
Intel Quartus Prime.
Try configuring the Intel Stratix 10 device with a simple design that does not
contain any IP. If configuration via a non-JTAG scheme fails with a simple design,
try JTAG configuration with the MSEL pins set specifically to JTAG.
The following topics describe the expected behavior of configuration pins. In addition,
these topics provide some suggestions to assist in debugging configuration failures.
Refer to the separate sections on each configuration scheme for debugging
suggestions that pertain to a specific configuration scheme.
Related Information
Debugging Guidelines for the Avalon-ST Configuration Scheme on page 33
Debugging Guidelines for the AS Configuration Scheme on page 61
Debugging Guidelines for the JTAG Configuration Scheme on page 67
6.4.1. nCONFIG
The nCONFIG pin is a dedicated, input pin in the SDM. nCONFIG has two functions:
Hold-off initial configuration
Initiate FPGA reconfiguration
The nCONFIG pin transition from low to high signals a configuration or reconfiguration
request. The nSTATUS pin indicates device readiness to initiate FPGA configuration.
The configuration source can only change the state of the nCONFIG pin when it has
the same value as nSTATUS. When the Intel Stratix 10 device is ready it drives
nSTATUS to follow nCONFIG.
The host should assert nCONFIG to clear the device. Then the host should deassert
nCONFIG initiate configuration. If nCONFIG asserts during a configuration cycle, that
configuration cycle stops. The SDM expects a new configuration cycle to begin.
Debugging Suggestions
The host drives nCONFIG. Be sure that it is not floating or stuck low. nCONFIG should
remain high during configuration.
6. Intel Stratix 10 Debugging Guide
UG-S10CONFIG | 2018.11.02
Send Feedback
Intel Stratix 10 Configuration User Guide
101

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals