Intel Stratix 10 Configuration User Guide

8. Document Revision History for the Intel Stratix 10
Configuration User Guide
Document Version Intel Quartus
Prime Version
Changes
2018.11.02 18.1 Updated Figure 39: Intel Stratix 10 Modules and Interfaces to Implement
RSU Using Images Stored in Flash Memory to exclude SD and MMC
memory. These memory types are not supported in the current release.
2018.10.23 18.1 Added the following statement to the description of Avalon-ST
Configuration Timing topic: The AVST_READY signal is only valid when the
nSTATUS pin is high.
2018.10.10 18.1 Made the following changes:
• Changed the number of remote system upgrade images supported from
more than 500 to 507 in Remote System Upgrade Configuration
Images.
• Updated the last two entries in the Configuration Firmware Pointer
Block Format table.
2018.10.04 18.1 Made the following changes:
• Corrected statement in the Remote System Upgrade topic. A command
to the Mailbox Client Intel Stratix 10 FPGA Mailbox Client IP Core
initiates reconfiguration.
• Corrected the Intel Stratix 10 Remote System Upgrade Components
figure and Related Information link. The mailbox component is the
Mailbox Client Intel Stratix 10 FPGA IP Core.
2018.09.21 18.1 Made the following changes:
• Added new chapter, Remote System Upgrade
• Added new chapter, Intel Stratix 10 Debugging Guide
• Added separate Debugging Guidelines topics in the Avalon-ST, AS, and
JTAG configuration scheme sections.
• Significantly expanded Stratix 10 Configuration Overview Configuration
Overview chapter.
• Added Additional Clock and SmartVID Requirements for Transceivers,
HPS, , High Bandwidth Memory (HBM2) and SmartVID topic.
• Expanded OSC_CLK_1 Clock Input topic to include additional usage
requirements.
• Added AS Using Multiple Serial Flash Devices topic.
• Added numerous screenshots illustrating Intel Quartus Prime Pro
Edition procedures.
• Improved many figures illustrating configuration schemes.
• Added the fact that you must have system administrator privileges to
define a new flash device in the Defining New CFI Flash Memory Device
topic.
• Added MT28EW to the list of PFL II flash devices supported.
continued...
UG-S10CONFIG | 2018.11.02
Send Feedback
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered

Intel Stratix 10 Specifications

General

Brand	Intel
Model	Stratix 10
Category	Control Unit
Language	English