EasyManua.ls Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Page #1 background imageLoading...
Page #1 background image
Intel
®
Stratix
®
10 E-Tile Transceiver
PHY User Guide
Subscribe
Send Feedback
UG-20056 | 2019.02.04
Latest document on the web: PDF | HTML

Table of Contents

Other manuals for Intel Stratix 10

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Summary

Intel Stratix 10 E-Tile Transceiver PHY Overview

Reference Clocks

Details the reference clock network for E-Tile transceivers and clock selection.

Implementing the Transceiver PHY Layer in Intel Stratix 10 Devices

Transceiver Design Flow in the Native PHY IP Core

Outlines the design flow using the Native PHY IP core for customization.

Configuring the Native PHY IP Core

Explains how to configure the Native PHY IP core for transceiver PHY features.

General and Datapath Parameters

Details customizing general and datapath parameters of the Native PHY IP core.

PMA Parameters

Covers parameters for TX PMA and RX PMA, including options and clocking.

TX PMA Options

Details TX PMA options like modulation type, data rate, clocking, and pre-equalization.

PMA Adaptation

Explains PMA adaptation for initial and continuous calibration on the RX side.

Reed Solomon Forward Error Correction (RS-FEC) Parameters

Details RS-FEC parameters and supported modes like 32GFC, 128GFC, and 25GE FEC.

Reset Parameters

Covers reset parameters to control the PMA interface and adapter.

Dynamic Reconfiguration Parameters

Details parameters for dynamic reconfiguration of transceiver channels.

Intel Stratix 10 E-Tile Transceiver PHY Architecture

Physical Medium Attachment (PMA) Architecture

Describes the PMA as the analog front end for E-Tile transceivers.

Transmitter PMA

Explains the transmitter data path components: TX Buffer, TX EQ, and serializer.

Receiver PMA

Explains how the receiver PMA recovers clock, deserializes data, and creates a parallel stream.

RX Adaptation Modes

Details initial and continuous adaptation modes for the receiver.

PMA Tuning

Covers PMA tuning to optimize link performance across temperature ranges.

Purpose of PMA Tuning

Explains the value of PMA tuning by considering static and dynamic temperature conditions.

PMA Bring Up Flow

Details static temperature flows (STF) and dynamic temperature flows (DTF) for link bring up.

PMA Tuning Guidelines

Provides guidelines for custom data rate and channel situations for PMA tuning.

TX PMA Bonding

Explains how TX bonding minimizes skew between channels.

Reed Solomon Forward Error Correction (RS-FEC) Architecture

Describes the RS-FEC block and supported standards.

RS-FEC Modes

Lists example applications for various FEC modes like fractured and aggregate.

Clock Network

Reference Clock Pins

Details the LVPECL reference clock pins and configuration options.

PMA Calibration

Resetting Transceiver Channels

When Is Reset Required?

Lists events that require transceiver channel resets.

How Do I Reset?

Details procedures for analog and digital resets, including RS-FEC.

Resetting the Intel Stratix 10 E-Tile Transceiver

Provides steps for resetting both digital and analog components of the transceiver.

Automatic Reset Mode

Details the automatic reset mode for the reset controller.

Manual Reset Mode

Explains the manual reset mode, exposing all ports for flexible control.

Reset Parameters in the Native PHY GUI

Lists reset parameters configurable via the Native PHY GUI.

Dynamic Reconfiguration

Dynamically Reconfiguring Channel Blocks

Details features supported for dynamic channel reconfiguration.

Interacting with the Dynamic Reconfiguration Interface

Explains how AVMM masters interact with the reconfiguration interface.

Writing to the Dynamic Reconfiguration Interface

Explains how to write data values to specific addresses in the reconfiguration interface.

Multiple Reconfiguration Profiles

Details enabling and using multiple reconfiguration profiles for dynamic changes.

Recommendations for PMA Dynamic Reconfiguration

Provides recommendations for dynamic reconfiguration, including reset states.

Steps to Perform Dynamic Reconfiguration

Outlines steps for dynamic reconfiguration using automatic reset mode.

PMA Attribute Details

Explains how to update PMA analog settings using PMA attribute codes.

Dynamic Reconfiguration Flow for Special Cases

Describes dynamic reconfiguration for logical operations like switching reference clocks.

Switching Reference Clocks

Details how to dynamically switch the input clock source.

Timing Closure Recommendations

Provides recommendations for timing closure when using reconfiguration profiles.

Transceiver Register Map

Lists available PCS, PMA, and EMIB addresses for reconfiguration.

Loading IP Configuration Settings

Details methods for setting PMA RX adaptation values for optimal performance.

Loading IP Configuration Settings Process

Outlines the process for loading IP configuration settings.

Dynamic Reconfiguration Examples

Reconfiguring the Duplex PMA Using the Reset Controller in Automatic Mode

Shows how to reconfigure duplex PMA channels in NRZ mode using the reset controller.

PRBS Usage Model

Explains the PRBS usage model for pattern generator and verifier configuration.

PMA Error Injection

Details how to inject single or burst errors on TX driver output using PMA attributes.

PMA Receiver Equalization Adaptation Usage Model

Explains how the adaptive equalization engine adapts for optimal values.

Configuring a PMA Parameter Tunable by the Adaptive Engine

Details setting PMA parameters to fixed values, overriding adaptive engine tuning.

PMA Bring Up Flow Using Native PHY IP

Outlines the PMA bring-up flow using the Native PHY IP.

Loading a PMA Configuration

Provides an example of loading a PMA configuration for a single channel.

Register Map

PMA Register Map

Provides PMA register map usage examples.

PMA Control and Status Registers

Details PMA control and status registers for monitoring and configuration.

PMA Attribute Codes

Provides attribute codes for setting PMA registers and receiving attribute values.

0x0001: PMA Enable/Disable

Describes the PMA attribute code for enabling or disabling the PMA.

0x0002: PMA PRBS Settings

Details PMA attribute code for configuring PRBS settings.

0x0008: Internal or Serial Loopback and Reverse Parallel Loopback Control

Details PMA attribute code for controlling loopback modes.

0x000A: Receiver Tuning Controls

Explains PMA attribute code for receiver tuning and adaptive equalization.

0x0011: PMA TX/RX Calibration

Describes PMA attribute code for TX/RX calibration.

0x0015: TX Equalization

Describes PMA attribute code for TX equalization settings.

Reading and Writing PMA Analog Parameters Using Attributes

Explains how to read and set PMA analog parameters using attributes.

Reading PMA Analog Parameters

Details using attribute code 0x002C to read analog parameters.

Updating PMA Analog Parameters

Describes writing new values to analog parameters for RX adaptation.

Fixing Parameter Values

Details how to fix analog parameters to prevent adaptation engine changes.

PMA Registers 0x200 to 0x203 Usage

Explains using registers 0x200 to 0x203 for setting PMA attributes or analog reset.

PMA Analog Reset

Details the PMA analog reset procedure using registers.

PMA Direct PAM4 30 Gbps to 57.8 Gbps Implementation

Related product manuals