EasyManuals Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #100 background imageLoading...
Page #100 background image
6. Resetting Transceiver Channels
Intel recommends a reset sequence that ensures the physical medium attachment
(PMA) in each transceiver channel initialize and function correctly.
6.1. When Is Reset Required?
You can reset the transmitter (TX) and receiver (RX) data paths independently or
together. To ensure that transceiver channels are ready to transmit and receive data,
you must properly reset the transceiver PHY after any of the following events.
Table 43. Digital Reset Conditions
Event Reset Requirement
Intel Stratix 10 device power-up and configuration Requires holding the TX and RX in reset while reading or writing
registers for the PMA to calibrate
Channel dynamic reconfiguration Requires holding the TX and RX in analog and digital reset before
reading or writing registers for the PMA that may cause a rate
change
Any event requiring a PMA reset such as a
reference clock changes or serial data loss
Requires a transceiver channel reset
6.2. How Do I Reset?
E-Tile transceivers have separate reset procedures for analog reset and digital reset.
You can use the PMA attribute code 0x0001 on the AVMM reconfiguration bus to
enable or disable the PMA. Digital reset can be asserted using the digital reset
controller in the Native PHY IP.
There are special reset procedures to follow if the E-Tile Native PHY IP core is
configured with the RS-FEC enabled.
Table 44. Reset Requirements when RS-FEC is Enabled
Number of Channels Enable RS-FEC Enable Datapath and Interface Aggregate Mode Reset Controller
1 to 24 No No N/A Manual or automatic
mode
1 to 3 Yes No N/A Bypassed
1 to 3 Yes Yes N/A Bypassed
4 Yes No No Bypassed
continued...
UG-20056 | 2019.02.04
Send Feedback
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals