Intel Stratix 10 User Manual

Bit Name Description SW Access
HW Access
Protection
Reset
Should not become set. One bit per SRAM.
Bits 0-3 covers the deskew buffers for physical lanes 0-3 (only used when
RSFEC_CORE_CFG.frac = none).
Bits 4-7 covers the data buffers for the RS decoding. When RSFEC_CORE_CFG.frac =
frac4, these are used 1:1 for the physical lanes 0-3.
WO1S
-
9.5.22. rsfec_err_inj_tx
Register Name Description Address Addressing Mode
rsfec_err_inj_tx_0 RS-FEC error injection mode 0x1E0 32-bits
rsfec_err_inj_tx_1 0x1E4
rsfec_err_inj_tx_2 0x1E8
rsfec_err_inj_tx_3 0x1EC
The reset values in this table represents register values after a reset has completed.
Bit Name Description SW Access
HW Access
Protection
Reset
15:8 pat TX error injection pattern for each lane.
Value specifies which bits are being toggled on each lane, when that lane is hit. There
is an 8b pattern per lane. When a 66b word on a lane is hit, 8 consecutive bits out of
these 66 are XOR'ed with the pattern.
One entry per physical lane, regardless of RSFEC_CORE_CFG.frac.
RW
RO
-
0x00
7:0 rate TX error injection rate for each physical lane.
Data is output towards the PMA 66 bits at a time (not to be confused with 66b PCS
symbols). The value specifies the fraction of such 66b words to hit. The unit is 1/256th
so a value of, say, 7 causes 7/256th of the 66b words being sent on the lane to be hit.
One entry per physical lane, regardless of RSFEC_CORE_CFG.frac.
RW
RO
-
0x00
9.5.23. rsfec_err_val_tx
Register Name
Description Address Addressing Mode
rsfec_err_val_tx_0 RS-FEC per lane error injection status 0x1F0 32-bits
rsfec_err_val_tx_1 0x1F4
rsfec_err_val_tx_2 0x1F8
rsfec_err_val_tx_3 0x1FC
The reset values in this table represents register values after a reset has completed.
Bit
Name Description SW Access
HW Access
Protection
Reset
15:8 inj1s Same for bits changed from 0 to 1 on each physical lane. RO
WO
0x00
continued...
9. Register Map
UG-20056 | 2019.02.04
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
Send Feedback
206

Intel Stratix 10 Specifications

General

Brand	Intel
Model	Stratix 10
Category	Control Unit
Language	English