EasyManuals Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #201 background imageLoading...
Page #201 background image
The reset values in this table represents register values after a reset has completed.
Bit Name Description SW Access
HW Access
Protection
Reset
6 uncorr_cw Set when a FEC code word could not be corrected due to too many errors. RO
WO
-
0x0
5 corr_cw Set when a FEC code word had one or more errors that were corrected. RO
WO
-
0x0
4 hi_ser High symbol error rate.
Set when the number of symbol errors in a window of 8192 consecutive codewords
has exceeded 417 with RS528 and 6380 with RS544.
If RSFEC_LANE_CFG.indic_byp = 1, then sync header errors will be generated
towards the PCS layer for a period of 60ms to 75ms.
RO
WO
-
0x0
3 am_5bad RX was locked (and aligned if RSFEC_CORE_CFG.frac = none) but 5 consecutive
alignment/codeword markers were not valid.
Restarts the synchronization.
RO
WO
-
0x0
2 fec_3bad RX was locked (and aligned if RSFEC_CORE_CFG.frac = none) but 3 consecutive FEC
codewords could not be corrected.
Restarts the synchronization.
RO
WO
-
0x0
1 not_locked RX lane not locked.
Not locked to alignment/codeword markers (100GE/128GFC/25GE) or to FEC
codewords (32GFC).
One entry per physical lane, regardless of RSFEC_CORE_CFG.frac.
RO
WO
-
0x0
0 sf Incoming signal fail (transceiver unable to lock to signal).
One entry per physical lane, regardless of RSFEC_CORE_CFG.frac.
RO
WO
-
0x0
9.5.13. rsfec_lane_rx_hold
Register Name
Description Address Addressing Mode
rsfec_lane_rx_hold_0 RS-FEC per lane RX status hold 0x160 32-bits
rsfec_lane_rx_hold_1 0x164
rsfec_lane_rx_hold_2 0x168
rsfec_lane_rx_hold_3 0x16C
The reset values in this table represents register values after a reset has completed.
Bit
Name Description SW Access
HW Access
Protection
Reset
6 uncorr_cw Set when a FEC code word could not be corrected due to too many errors. W1C
W1S
-
0x0
5 corr_cw Set when a FEC code word had one or more errors that were corrected. W1C
W1S
-
0x0
4 hi_ser High symbol error rate. W1C 0x0
continued...
9. Register Map
UG-20056 | 2019.02.04
Send Feedback
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
201

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals