Intel Stratix 10 User Manual

3.4. Intel Stratix 10 E-Tile Transceiver PHY Architecture Revision
History
Document
Version
Changes
2019.02.04 Made the following changes:
• Added PMA Reset.
• Updated the "PMA Parameter Description and Range" table.
• Updated the "PMA Parameter Tuning for Optimal Performance" table.
2018.10.08 Made the following changes:
• Changed the rule for the postcursor in the "TX Equalization Settings for NRZ Signals" table.
• Re-titled the "Receiver Equalizer" section to "RX Adaptation Modes."
• Added the "PMA Tuning" section and all subsections.
• Added the "External Loopback Path" section.
• Added supported standards by RS-FEC in the "Reed Solomon Forward Error Correction (RS-FEC)
Architecture" section.
• Added further description about the absolute maximum transceiver input in the "Programmable
Termination Modes" section.
• Changed the description for the initial adaptation mode in the "Intel Stratix 10 E-Tile Receiver PMA
RX Adaptation Modes" table.
• Added a note about the gearbox in the "PMA Interface" section.
• Clarified that PCS features are not available within the Native PHY IP core in the "Physical Coding
Sublayer (PCS) Architecture" section.
• Added PMA Direct to the aggregate mode in the "Example Applications for Various FEC Modes"
table.
2018.08.08 Made the following changes:
• Changed the equation for TX equalization for NRZ signals in the "TX Equalizer" section.
2018.07.18 Made the following changes:
• Added the "Intel Stratix 10 E-Tile Receiver PMA RX Adaptation Modes" table.
• Updated the "Data Pattern Generation" section and added the "QPRBS13-CEI Pattern" figure.
• Updated the description of the PMA interface in the "PMA Interface" section.
2018.05.15 Made the following changes:
• Added the "PCS" section.
• Updated the "PMA Architecture Block Diagram" figure.
• Updated the "Internal or Serial Loopback Path" figure.
• Updated the "Reverse Parallel Loopback Path" figure.
• Removed the Termination modes parameter from the "PMA Transmitter Programmable
Parameters" table.
• Added the following sections:
— "TX PMA Bonding"
— "Transceiver Interface Deskew Logic"
— "Dedicated Balanced PLL Refclk Tree"
• Added links to the NRZ—Transmitter Equalization Tool and PAM4—Transmitter Equalization Tool in
the "TX Equalizer" section.
2018.01.31 Initial release.
3. Intel Stratix 10 E-Tile Transceiver PHY Architecture
UG-20056 | 2019.02.04
Send Feedback
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
85

Intel Stratix 10 Specifications

General

Brand	Intel
Model	Stratix 10
Category	Control Unit
Language	English