EasyManuals Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #120 background imageLoading...
Page #120 background image
7.1. Dynamically Reconfiguring Channel Blocks
Table 51. Intel Stratix 10 Dynamic Reconfiguration Feature Support
Reconfiguration Features
Channel Reconfiguration PMA Analog Features such as:
VOD
Pre-emphasis
Enable RX adaptation
Enable/disable RS-FEC. Read out RS-FEC statistics
Reconfigure between NRZ and PAM4 when in PMA direct mode
TX local clock dividers, reference clock
RX local clock dividers, reference clock
Clock output frequency
7.2. Interacting with the Dynamic Reconfiguration Interface
Each transceiver channel contains a reconfiguration interface shared with the PMA
Interface (PMAIF), PMA and Embedded Multi-die Interconnect Bridge (EMIB).
Additionally, there are six reconfiguration interfaces per E-Tile allowing access to the
six RS-FEC blocks.
The reconfiguration interface provides direct access to the programmable space of
each channel. Communication with the channel reconfiguration interface requires an
AVMM master. Because each channel has its own dedicated AVMM interface, you can
dynamically reconfigure channels either concurrently or sequentially, depending on
how the AVMM master is connected to the AVMM reconfiguration interface.
Figure 78. Reconfiguration Interface in Intel Stratix 10 Transceiver IP Cores
Ch0: AVMM
Reconfiguration
Interface (1)
Ch1: AVMM
Reconfiguration
Interface (1)
Native PHY IP Core
Embedded Controller in FPGA
or External Processor on PCB
AVMM Master
Note:
1. The Native PHY IP core, user reconfiguration logic (AVMM master), interfaces
with the hard registers and EMIB using the AVMM reconfiguration interface.
A Native PHY IP core instance can specify multiple channels. You can use a dedicated
reconfiguration interface for each channel or share a single reconfiguration interface
across multiple channels to perform dynamic reconfiguration.
7. Dynamic Reconfiguration
UG-20056 | 2019.02.04
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
Send Feedback
120

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals