EasyManuals Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #119 background imageLoading...
Page #119 background image
7. Dynamic Reconfiguration
Dynamic reconfiguration is the process of modifying transceiver channels to meet
changing requirements during device operation. You can customize channels by
triggering reconfiguration during device operation or following power-up.
Dynamic reconfiguration is available for Intel Stratix 10 E-Tile Transceiver Native PHY.
Note: In Intel Stratix 10, the Embedded Multi-die Interconnect Bridge (EMIB) can also be
reconfigured in addition to channels using the reconfiguration interface.
Use the reconfiguration interface to dynamically change the transceiver channel
settings and EMIB settings for the following applications.
Fine tuning signal integrity by adjusting TX analog settings and RX calibration/
adaptation settings
Enabling or disabling transceiver channel blocks, such as the PRBS generator and
verifier, and loopback modes
Changing TX/RX settings for multi-data rate support protocols such as CPRI
Enabling/disabling RS-FEC
The Native PHY IP cores provide the following features that allow dynamic
reconfiguration:
Reconfiguration interface
Configuration files
Multiple reconfiguration profiles
Embedded reconfiguration streamer
Altera Debug Master Endpoint (ADME)
Optional reconfiguration logic
Also see Unsupported Features.
The RS-FEC AVMM interface allows you to reconfigure the RS-FEC block and monitor
status. Further information about how RS-FEC can be changed from one mode to
another will be included in a future user guide release.
Related Information
Unsupported Features on page 121
UG-20056 | 2019.02.04
Send Feedback
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals