EasyManua.ls Logo

Intel Stratix 10 - General and Datapath Parameters

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Figure 15. Native PHY IP Core Parameter Editor
Note: Although the Intel Quartus Prime Pro Edition software provides legality
checks, the supported FPGA fabric to transceiver interface widths and the
supported data rates are pending characterization.
2.2.1. General and Datapath Parameters
You can customize your instance of the Native PHY IP core by specifying parameter
values.
2. Implementing the Transceiver PHY Layer in Intel Stratix 10 Devices
UG-20056 | 2019.02.04
Send Feedback
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
27

Table of Contents

Other manuals for Intel Stratix 10

Related product manuals