Intel Stratix 10 - User-Defined Pattern Example

8.5. User-Defined Pattern Example
This works for patterns such as a clock pattern (001100110011…) on the PRBS
generator in the PMA.
1. Disable the PMA TX output.
a. Write 0x84[7:0] = 0x03.
b. Write 0x85[7:0] = 0x00.
c. Write 0x86[7:0] = 0x01.
d. Write 0x87[7:0] = 0x00.
e. Write 0x90[0] = 1’b1.
f. Read 0x8A[7]. It should be 1.
g. Read 0x8B[0] until it changes to 0.
h. Write 0x8A[7] to 1 to clear the 0x8A[7] flag.
2. Select the TX data with a status/debug register.
a. Write 0x84[7:0] = 0x00.
b. Write 0x85[7:0] = 0x00.
c. Write 0x86[7:0] = 0x18.
d. Write 0x87[7:0] = 0x00.
e. Write 0x90[0] = 1’b1.
f. Read 0x8A[7]. It should be 1.
g. Read 0x8B[0] until it changes to 0.
h. Write 0x8A[7] to 1 to clear the 0x8A[7] flag.
3. Load pattern [9:0].
a. Write 0x84[7:0] = 0x33.
b. Write 0x85[7:0] = 0x03.
c. Write 0x86[7:0] = 0x19.
d. Write 0x87[7:0] = 0x00.
e. Write 0x90[0] = 1’b1.
f. Read 0x8A[7]. It should be 1.
g. Read 0x8B[0] until it changes to 0.
h. Write 0x8A[7] to 1 to clear the 0x8A[7] flag.
4. Load pattern [19:10].
a. Write 0x84[7:0] = 0xCC.
b. Write 0x85[7:0] = 0x00.
c. Write 0x86[7:0] = 0x19.
d. Write 0x87[7:0] = 0x00.
e. Write 0x90[0] = 1’b1.
f. Read 0x8A[7]. It should be 1.
g. Read 0x8B[0] until it changes to 0.
8. Dynamic Reconfiguration Examples
UG-20056 | 2019.02.04
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
Send Feedback
150