EasyManuals Logo

Intel Stratix 10 User Manual

Intel Stratix 10
228 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #71 background imageLoading...
Page #71 background image
Note: Completion of initial adaptation can be read out by polling the PMA register. For more
details refer to the PMA Register Map.
Note: During PMA performance verification testing, with continuous adaptation running in
background, error bits cannot be accumulated to calculate BER because the Hard
PRBS error counter is in a busy state. You can read errors during continuous
adaptation by implementing a soft PRBS generator and verifier. Errors can be
accumulated in hard PRBS error counter after stopping the continuous adaptation.
Note: When you generate and verify a pattern with logic, you can ignore the freeze
continuous adaptation step in the dynamic temperature flow.
Related Information
PMA Register Map on page 165
PMA Analog Reset on page 104
3.1.3.3. PMA Tuning Guidelines
1. Run the STF across the desired temperature sweep. There is no need to run the
DTF if the STF provides a good BER across the temperature sweep.
2. If optimal performance is not achieved, then sweep GS1 and GS2 first. Then,
enter the best settings, sweep the RF_B0 and RF_B1 parameters, and run initial
adaptation at static temperatures (low and high). After understanding the trend of
these parameters at static temperature, record the optimum value of these
parameters which results in the optimum performance across the desired
temperature sweep range.
3. Set the optimum parameters you recorded and initiate initial adaptation. Sweep
the temperature in steps of 1°C per minute and run continuous adaptation to track
the temperature variations in PMA.
This bring up flow becomes the DTF if the link performance is optimum across the
temperature sweep.
4. If optimal performance is not achieved, then add a sweep of the RF_B1/GS1/GS2
parameters and initiate continuous adaptation to the bring up flow used in Step 3.
When you have achieved optimal link performance, you have completed the DTF
bring up.
3. Intel Stratix 10 E-Tile Transceiver PHY Architecture
UG-20056 | 2019.02.04
Send Feedback
Intel
®
Stratix
®
10 E-Tile Transceiver PHY User Guide
71

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals