Home
Intel
Control Unit
Stratix 10
Intel Stratix 10 Configuration User Guide
5
of 1
of 1 rating
113 pages
Give review
Manual
Specs
To Next Page
To Next Page
To Previous Page
To Previous Page
Loading...
Figure 35.
Intel Stratix 10 CvP Configuration Block Diagram
Intel® Str
atix®10
nCONFIG
nST
A
TUS
CONF_DONE
INIT_DONE
OSC_CLK_1
MSEL[2:0]
AS_DA
T
A[3:0]
AS_CLK
AS_nCS0
Configur
ation
Con
trol Signals
Configur
ation
Con
trol Signals
Optional
Monitoring
10kΩ
MSEL
V
CCIO_SDM
AS x4 Flash Memory
DA
T
A[3:0]
DCLK
nCS0
PCIe Link
Cor
e Image
Update via
PCIe Link
3
4
P
eripher
y
Image (.jic)
PCIe Host
Cor
e Image
(.rbf
)
1
2
3
n
End
P
oint
Cor
e Image
PCIe
Hard IP
(HIP)
Secure
Device
Manager
FPGA F
abric
Root
Comple
x
CVP_CONFDONE (optional)
4. Stratix 10 Configuration Features
UG-S10CONFIG | 2018.11.02
Intel Stratix 10 Configuration User Guide
Send Feedback
70
69
71
Table of Contents
Default Chapter
2
Table of Contents
2
1 Intel ® Stratix ® 10 Configuration Overview
4
Configuration and Related Signals
7
Intel Download Cables Supporting Configuration in Intel Stratix 10 Devices
8
Intel Stratix 10 Configuration Architecture
8
Secure Device Manager
9
2 Intel Stratix 10 Configuration Details
12
Configuration Flow Diagram
12
Intel Stratix 10 Configuration Timing Diagram
14
Additional Clock Requirements for Transceivers, HPS, Pcie, High Bandwidth Memory (HBM2) and Smartvid
16
Intel Stratix 10 Configuration Pins
17
SDM Pin Mapping
17
MSEL Settings
18
Device Configuration Pins
19
Setting Additional Configuration Pins
21
Enabling Dual-Purpose Pins
22
Setting Configuration Clock Source
23
Configuration Clocks
24
OSC_CLK_1 Clock Input
24
Configuration and Programming Files
25
3 Intel Stratix 10 Configuration Schemes
27
Avalon-ST Configuration
27
Enabling Avalon-ST Device Configuration
28
Avalon-ST Configuration Timing
28
Avalon-ST Single-Device Configuration
30
RBF Configuration File Format
32
Debugging Guidelines for the Avalon-ST Configuration Scheme
33
IP for Use with the Avalon-ST Configuration Scheme: Intel FPGA Parallel Flash Loader II IP Core
34
AS Configuration
51
AS Single-Device Configuration
51
AS Using Multiple Serial Flash Devices
52
AS Configuration Timing
53
Programming Serial Flash Devices
54
Serial Flash Memory Layout
56
As_Clk
57
Active Serial Configuration Software Settings
58
Generating and Programming as Configuration Programming Files
59
Debugging Guidelines for the as Configuration Scheme
61
Configuration from SD MMC
62
SD MMC Single-Device Configuration
62
JTAG Configuration
63
JTAG Single-Device Configuration
64
JTAG Multi-Device Configuration
66
Debugging Guidelines for the JTAG Configuration Scheme
67
4 Stratix 10 Configuration Features
69
Device Security
69
Configuration Via Protocol
69
Partial Reconfiguration
71
5 Remote System Upgrade
72
Remote System Upgrade Functional Description
74
Remote System Upgrade Using as Configuration
74
Remote System Upgrade Configuration Images
75
Remote System Upgrade Configuration Sequence
76
Guidelines for Performing Remote System Upgrade Functions for Non-HPS
77
Commands and Error Codes
78
Operation Commands
79
Error Code Responses
82
Remote System Upgrade Flash Device Layout
83
Configuration Firmware Pointer Block (CPB)
83
Generating Remote System Upgrade Image Files Using Programming File Generator
84
Generating a Standard RSU Image
84
Generating a Single RSU Image
85
Remote System Upgrade from FPGA Core Example
86
Prerequisites
87
Creating Initial Flash Image Containing Bitstreams for Factory Image and One Application Image
87
Programming Flash Memory with Initial Remote System Upgrade Image
91
Reconfiguring the Device with an Application or Factory Image
92
Adding an Application Image
93
Removing Application Image
96
6 Intel Stratix 10 Debugging Guide
98
Intel Stratix 10 Debugging Overview
98
Configuration Pin Differences from Previous Device Families
98
Configuration File Format Differences
100
Understanding and Troubleshooting Configuration Pin Behavior
100
Nconfig
101
Nstatus
102
CONF_DONE and INIT_DONE
102
SDM_IO Pins
103
7 Intel Stratix 10 Configuration User Guide Archives
106
8 Document Revision History for the Intel Stratix 10 Configuration User Guide
107
Other manuals for Intel Stratix 10
User Guide
228 pages
5
Based on 1 rating
Ask a question
Give review
Questions and Answers:
Need help?
Do you have a question about the Intel Stratix 10 and is the answer not in the manual?
Ask a question
Intel Stratix 10 Specifications
General
Brand
Intel
Model
Stratix 10
Category
Control Unit
Language
English
Related product manuals
Intel Stratix 10 FPGA
4 pages
Intel 1000SX
30 pages
Intel MAX 10 JTAG
14 pages
Intel Cyclone 10 GX FPGA
65 pages
To Next PageTo Next PageTo Previous PageTo Previous Page
Loading...
Need help?
General
