Intel Stratix 10

Figure 35. Intel Stratix 10 CvP Configuration Block Diagram
Intel® Stratix®10
nCONFIG
nSTATUS
CONF_DONE
INIT_DONE
OSC_CLK_1
MSEL[2:0]
AS_DATA[3:0]
AS_CLK
AS_nCS0
Configuration
Control Signals
Configuration
Control Signals
Optional
Monitoring
10kΩ
MSEL
V
CCIO_SDM
AS x4 Flash Memory
DATA[3:0]
DCLK
nCS0
PCIe Link
Core Image
Update via
PCIe Link
3
4
Periphery
Image (.jic)
PCIe Host
Core Image
(.rbf)
1
2
3
n
End
Point
Core Image
PCIe
Hard IP
(HIP)
Secure
Device
Manager
FPGA Fabric
Root
Complex
CVP_CONFDONE (optional)
4. Stratix 10 Configuration Features
UG-S10CONFIG | 2018.11.02
Intel Stratix 10 Configuration User Guide
Send Feedback
70