EasyManua.ls Logo

MEDIATEK Ralink MT7620 - Page 211

Default Icon
523 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
PGMT7620_V.1.0_040503
Page 211 of 523
MT7620 PROGRAMMING GUIDE
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
Bits
Type
Name
Description
Initial Value
20
W1C
PPE_CRC_DROP
PPE GE1 CRC Error Dropped Packet Interrupt
Asserts when the GE1 discards a packet due to
CRC error.
0x0
19
W1C
PPE_P1_FC
PPE Port 1 Flow Control Asserted Interrupt
Asserts when flow control is asserted on port 1
(GDMA1).
0x0
18
W1C
PPE_P0_FC
PPE Port 0 Flow Control Asserted Interrupt
Asserts when flow control is asserted on port 0
(CDMA).
0x0
17
W1C
PPE_BUF_DROP
PPE Buffer Limitation Dropped Packet Interrupt
Asserts when the PSE discards a packet due to a
buffer sharing limitation (flow control).
0x0
16
W1C
PPE_FQ_EMPTY
PPE Free Queue Empty Threshold Interrupt
Asserts when the remaining buffers on the free
queue are lower than the empty threshold and
a forced drop condition has occurred.
0x0
15
RW
TSO_ILLEGAL
TCP Segmentation Offload (TSO) Illegal packet
Asserts when the packet format is not
supported by TSO (e.g., not TSO or IPv4/v6) but
when TSO is enabled for that packet.
0x0
14
-
-
Reserved
0x0
13:8
-
-
Reserved
0x0
7
W1C
PDMA_RXRING_FC
PDMA 2 Rx Ring Flow Control Interrupt
Asserts when any Rx ring is congested and
pauses the received queue on the switch.
0x0
6
W1C
PDMA_TXRING_FC
PDMA 4 Tx Ring Flow Control Interrupt
Asserts when the transmitted queue on switch
is congested and pauses PDMA Tx ring.
0x0
5
W1C
CPU_OTHER_DROP
CPU GE1 Packet Dropped for Other Reason
Interrupt
Asserts when GE1 drops a packet due to other
reasons (e.g. too short, too long, FIFO overflow,
checksum error, etc.)
0x0
4
W1C
CPU_CRC_DROP
CPU GE1 CRC Error Dropped Packet Interrupt
Asserts when the GE1 discards a packet due to
CRC error.
0x0
3
W1C
CPU_P1_FC
CPU Port1 (GDM) Flow Control Interrupt
Asserts when flow control is asserted on port 1
(GDM).
0x0
2
W1C
CPU_P0_FC
CPU Port0 (CDM) Flow Control Interrupt
Asserts when flow control is asserted on port 0
(CDM).
0x0
1
W1C
CPU_BUF_DROP
CPU PSE Buffer Sharing Packet Drop Interrupt
Asserts when the CPU PSE discards a packet
due to buffer sharing limitations (flow control).
0x0

Table of Contents

Related product manuals