EasyManuals Logo

Renesas M16C Series User Manual

Renesas M16C Series
380 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #52 background imageLoading...
Page #52 background image
NMI Interrupt
M30240 Group
Rev.1.00 Sep 24, 2003 Page 34 of 360
1.2.12.3 Flag changes
When an interrupt request is received, the stack pointer select flag (U flag) changes to “0” and the flag
register (FLG) and program counter (PC) are saved to the stack area indicated by the interrupt stack
pointer (ISP). Thereafter, the interrupt enable flag (I flag) and debug flag (D flag) change to “0” and the
processor interrupt priority level (IPL) at the flag register (FLG) is replaced by the priority level of the
received interrupt. However, when interrupt requests are received for software interrupts 32 to 63, the
flag register (FLG) and program counter (PC) are saved to the stack shown by the stack pointer select
flag (U flag) at the time the interrupt was received. The stack pointer select flag (U flag) does not
change. The value of the processor interrupt priority level (IPL) in the flag register (FLG) differs in the
case of reset, NMI
, DBC, watchdog timer, single-step, address-match, BRK instruction, overflow, and
undefined instruction interrupts. Table 1.12 shows how the IPL changes when interrupt requests are
received.
Table 1.12: Change of IPL state when interrupt request are accepted
1.2.13 NMI Interrupt
An NMI interrupt is generated when the input to the P8
5
/NMI pin changes from “H” to “L”. The NMI
interrupt is a non-maskable external interrupt. The pin level can be checked in the Port P8
5
register (bit
5 at address 03F0
16
).
This pin cannot be used as a normal port input.
Notes:
1. When not intending to use the NMI
function, be sure to connect the NMI pin to VCC. Because the NMI
interrupt is non-maskable, it cannot be disabled.
2. When the NMI
pin input is “L”, do not set the microcomputer in stop mode or wait mode. The NMI
interrupt is triggered by the falling edge, so the “L” level does not need to be maintained longer than
necessary.
Interrupt Change of IPL
Reset
Level 0 (000
2
), is set
NMI
Level 7 (111
2
), is set
DBC
Does not change
Watchdog timer
Level 7 (111
2
), is set
Single step Does not change
Address match Does not change
Software interrupt Does not change

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas M16C Series and is the answer not in the manual?

Renesas M16C Series Specifications

General IconGeneral
BrandRenesas
ModelM16C Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals