EasyManua.ls Logo

SIGLENT SDS2000X - Page 111

SIGLENT SDS2000X
242 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SIGLENT
SDS2000X User Manual 89
CS
High voltage level of CS signal is available
CLK Timeout
If the time between two edges of clock signal is less than (or
equal to) the value of timeout, the signal between the two edges
is treated as a frame. The range of clock timeout is 100ns-5ms.
9. Press the Bit Order softkey to select the bit order (LSB or MSB).

Table of Contents

Other manuals for SIGLENT SDS2000X

Related product manuals