EasyManua.ls Logo

SONIX SN32F264 - Product Overview Features; Product Features Summary

Default Icon
141 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SN32F260 Series
32-Bit Cortex-M0 Micro-Controller
SONiX TECHNOLOGY CO., LTD Page 10 Version 1.5
1
1
1
PRODUCT OVERVIEW
1.1 FEATURES
Memory configuration
Working voltage 2.5V ~ 5.5V
Flash ROM size: 32KB(include Boot Loader 2K).
User RAM: 2KB.
Timer
USB FIFO RAM: 256 bytes.
One 16-bit general purpose timer CT16B0 with CAP0.
One 16-bit general purpose timer CT16B1 with 22-ch
Operation Frequency up to 48MHz
PWM.
Interrupt sources
Interfaces: I2C & SPI
ARM Cortex-M0 built-in Nested Vectored Interrupt
- One I2C controller supporting I2C-bus specification.
Controller (NVIC).
- One SPI controller supporting SPI protocol.
I/O pin configuration
System clocks
Bi-directional: P0, P1, P2, P3.
Internal high clock: RC type 48MHz.
Wakeup: P0, P1, P2, P3 level change.
Internal low clock: RC type 32KHz.
Pull-up resisters: P0, P1, P2, P3.
20mA Sink/8mA Drive: P0, P1, P2, P3.
Serial Wire Debug (SWD)
Programmable WatchDog Timer (WDT)
Operating modes
Programmable watchdog frequency with watchdog
Normal, Sleep, and Deep-sleep.
clock source and divider.
Fcpu (Instruction cycle)
System tick timer
F
CPU
= F
HCLK
= F
SYSCLK
/1, F
SYSCLK
/2, F
SYSCLK
/4, …,
24-bit timer.
F
SYSCLK
/128.
The system tick timer clock is fixed to the frequency of
the system clock.
In-System-Progamming (ISP) supported
The SysTick timer is intended to generate a fixed
10-ms interrupt.
3.3V Regulator output
Driving current 60mA
LVD with separate thresholds
Power for USB D+ internal pull-up resistor.
Reset: 2.4V/3.3V for VDD.
Can be IO power for P1.0~P1.5. (3.3V IOs)
Can be power source for peripheral 3.3V devices.
Full Speed USB 2.0
3.3v regulator output for D+ internal 1.5k pull-up
Package (Chip form support)
resistor.
LQFP48 pin
Supports one Full speed USB device address.
QFN46 pin
Supports PS/2 mode.
One control EP and 4 configurable INT/BULK
Endpoints.
EP0 supports 64-byte FIFO depth.
Programmable EP1~EP4 FIFO depth.
Total 5 endpoints share 256-byte USB RAM.
QFN33 pin
QFN28 pin
SOP28/SSOP28 pin
SSOP24 pin

Table of Contents

Related product manuals