DDC Total-AceXtreme MIL-STD-1553 - Thermal Management Considerations

HOST INTERFACE
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com
1/14
95
Figure 52. PCI DMA Start Delay
Figure 53. PCI DMA Burst Write
TRDY#
DEVSEL#
IRDY#
C/
BE[
3
:0
]#
FRAME
#
tCLK
AD
[31
:
0]
HOST
_CLK
REQ
#
Address
0x
7
Data
0
x0
t
DMA_Start
TRDY#
DEVSEL#
IRDY#
C/BE
[3:0]#
FRAME#
tCLK
AD[31:0]
HOST_CLK
REQ#
GNT#
Data
Data
Data
Address
0
x7
0x
0
Data