DDC Total-AceXtreme MIL-STD-1553 - Figure 14. Asynchronous Non-Multiplexed Address 16-Bit Write Timing

HOST INTERFACE
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com
1/14
46
Figure 14. Asynchronous Non-Multiplexed Address 16-bit Write Timing
Figure 14 Notes:
1. When nSELECT is asserted (low), the Total-AceXtreme® is selected for this
data transfer. nSELECT must be asserted through the full transfer cycle. In
Asynchronous mode, nSELECT may be kept low for consecutive transactions
by the Total-AceXtreme.
2. For 16-bit accesses, CPU_WORD_EN[1:0] must be ‘11’ through the full
transfer cycle.
CPU_ADDR
MEM_nREG
MSW_nLSW
nDATA_RDY
CPU_DATA
nDATA_STRB
nSELECT
RD_nWR
Data A
tRDD
tRDD
tSS
tSH
Data B
tWait
tWait
tDS
tDH
tDS
tDH
tAS
tAS
tAS
tAS
tAH
tAH
tAH
Address
tAS
tAH
CPU_WORD_EN[1:0]
tAS
tAH