EasyManuals Logo

DDC Total-AceXtreme MIL-STD-1553 User Manual

Default Icon
141 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #76 background imageLoading...
Page #76 background image
HOST INTERFACE
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com
1/14
67
Figure 27. Synchronous, Non-Multiplexed Address 16-bit - Single-Word Register Read
Timing
Figure 27 Notes:
1. When nSELECT is asserted (low), the Total-AceXtreme® is selected for this
data transfer. nSELECT must be asserted through the full transfer cycle , and
de-asserted high at the end of the transfer.
2. For 16-bit accesses, CPU_WORD_EN[1:0] must be ‘11’ through the full
transfer cycle.
3. For a register read access, CPU_nSTOP asserts (low) simultaneous with
nDATA_RDY, and de-asserts (high) on the host clock cycle following
nSELECT returning high.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the DDC Total-AceXtreme MIL-STD-1553 and is the answer not in the manual?

DDC Total-AceXtreme MIL-STD-1553 Specifications

General IconGeneral
BrandDDC
ModelTotal-AceXtreme MIL-STD-1553
CategoryTransceiver
LanguageEnglish